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Introduction
Automotive electronics is a fast growing market. In a Veld primar-
ily dominated by mechanical or hydraulic systems, over the past few
decades there has been exponential growth in the number of electronic
components incorporated into automobiles. Many features on modern
cars are based on high performance Electronic Control Units dealing
with signals coming from hundreds of sensors working at the same time
under the hood or hidden anywhere in the body or chassis. Partly thanks
to the advance in high voltage smart power processes in nowadays cars
is possible to integrate both power/HV electronics and analog/digital
signal processing circuitry thus allowing to replace a lot of mechanical
systems with electro-mechanic or fully electronic ones. Moreover, auto-
motive grade circuits must feature robustness to all conditions present in
a harsh environment like a car. The safety aspects, and hazard analysis
of failure modes had now become important, moreover vehicle manu-
facturers placed the onus for electronic unit safety on to the supplier.
Moreover as many hydraulic and mechanical actuators are replaced by
power consuming electronic components and new entertainment fea-
tures are provided to meet customer’s requests, power saving becomes
an issue even in the automotive Veld. Electrical power requirements in
cars have been rising quickly in the last decades and are expected to
keep rising to 5 kW for non-propulsion loads and to 100 kW or more for
propulsion loads in the near future.
In Chapter 1 an overview of automotive electronics market and its main
applications together with a survey of past and future trends are pre-
sented.
xi
Introduction
Chapter 2 includes an overview of MEMS systems for optical applica-
tions (MOEMS) that play an important role in the test case presented
later in the Chapter.
High level modeling of complex electronic systems is gaining impor-
tance relatively to design space exploration, enabling shorter design
and veriVcation cycles, allowing reduced time-to-market and it is the
main subject of Chapter 2. A high level model of a resistor string DAC
to evaluate nonlinearities has been developed in MATLAB environment.
Each component of the model is fully parametrizable, to speed-up the
exploration of design space. As a test case for the model, a 10 bit re-
sistive DAC in 0.18 µm is designed. The DAC plays a pivotal role in a
MOEMS micromirror based laser projection system for HUD automotive
applications and portable handheld devices consumer applications.
Then in Chapter 3 we face the analysis and design of a fundamen-
tal block: the bandgap voltage reference. Automotive requirements
are tough, so the design of the voltage reference includes a novel pre-
regulation part of the battery voltage that allows to enhance overall
performances. In the chapter are presented two bandgap references that
use two diUerent approaches of preregulation.
Chapter 4 starts with the description of an analog integrated driver for
an automotive application whose architecture exploits today’s trends of
analog-digital integration. The mixed-signal driver is integrated in an
ASIC with a microcontroller and several AD and DA units. This implies
a greater range of Wexibility allowing high reconVgurability and fast
prototipization.
In Chapter 5 we deal with test methodologies. As complexity increases
and mixed-signal systems become more and more pervasive, test and
veriVcation often tend to be the bottleneck in terms of time eUort. A
complete Wow for mixed-signal veriVcation using VHDL-AMS modeling
and Python scripting is presented as an alternative to complex transistor
level simulations.
Finally conclusions are drawn.
xii
Chapter 1
A glimpse on automotive
electronics trends
Automotive electronics is a fast growing market. The automotive indus-
try continues to experience the inWuence of today’s rapidly changing
world economy. In a market primarily dominated by mechanical design,
over the past few decades there has been exponential growth in the
number of electronic components incorporated into the design of motor
vehicles. Mechanical or hydraulic components played a key role in
innovation until the 70s. The Vrst electronic ABS in production was
introduced by Bosch in 1978. Later in 1978 General Motors (GM) used a
modiVed Motorola 6802 microprocessor as a trip computer, displaying
speed, fuel, trip, and engine information. Manfred Broy, a professor of
informatics at Munich Technical University and a leading expert on soft-
ware in cars says that a premium-class automobile recently "‘it probably
contains close to 100 million lines of software code,"’ that is executed on
the over 80 Electronic Control Units (ECUs) scattered throughout the
car [1]. The car is undergoing tremendous changes due to the advances
of electronics. Nowadays electronic systems are essential to control all
main aspects of a car. A quote from Daimler-Chrysler executives says
that more than 80% of innovation in the automotive domain will be in
electronic components [2]. Early estimations of the global market for
automotive electronics showed a trend peaking up to US$243.7 billion
1
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by 2015, registering a Compounded Annual Growth Rate (CAGR) of
6.4% during the period 2006-2015. The Vnancial crisis of 2009 impacted
also on automotive market causing a slowdown estimated in a loss of
3%-4% of CAGR [3]. Nevertheless the automotive market is destined
to keep growing. The proportion of electronic components used in
motor vehicles has been increasing steeply in recent years. In fact, many
industry observers expect electronic components to account for 50% of
total car production costs in the near future [4]. The key factor behind
the rapid growth in the proportion of electronic components used in
vehicles is the pivotal role that electronics plays in developing optimal
technological solutions to the challenges that carmakers face today: 1)
improving drivability, 2) enhancing safety and 3) lowering environmen-
tal burden. As said before, electronics remains the biggest driver on
innovations in vehicles. Recently the focus is shifting from single to
system innovations, i.e. obtaining new functionalities in a car through
the networking of existing components and modules. Innovation will
be responsible for the improvement of car performances in terms of
emissions and fuel eXciency, active and passive safety, increased com-
fort and entertainment. For what concerns environmental aspects the
driving force is mainly the international emission standards (in particu-
lar the european ones for what concerns EU automotive players), that
deVne the acceptable limits for exhaust emissions of new vehicles sold
in EU member states. The emission standards are deVned in a series
of European Union directives staging the progressive introduction of
increasingly stringent standards. Euro 5 and Euro 6 are emission limits
standards for cars and light commercial vehicles with respect to a num-
ber of pollutants, especially nitrogen oxides and particulate pollutants.
Since january 2011 only Euro 5 vehicles can be sold. The Euro 6 standard
will come into force on 1 September 2014 for the approval of vehicles,
and from 1 January 2015 for the registration and sale of new types of
cars. All vehicles equipped with a diesel engine will be required to
substantially reduce their emissions of nitrogen oxides as soon as the
Euro 6 standard enters into force. For example, emissions from cars
and other vehicles intended to be used for transport will be capped at
80mg/km (an additional reduction of more than 50% compared to the
Euro 5 standard). Combined emissions of hydrocarbons and nitrogen
2
1.1 Automotive electronics applications
oxides from diesel vehicles will also be reduced. These will be capped
at, for example, 170mg/km for cars and other vehicles intended to be
used for transport [5]. The requirements are detailed in the CARS 21
(Competitive Automotive Regulatory System) strategy being promoted
by the European Commission [6].
1.1 Automotive electronics applications
In this section we will focus on the applications of electronics in the
automotive world. There are three principles that drive the eUorts of
automotive companies and can be synthetized as:
a) zero accidents;
b) zero emissions;
c) always on.
The Vrst point means that companies are focusing on active and passive
safety systems for vehicles in order to reduce the number of accidents.
Zero emission statement reWects the recents normatives dealing with the
reduction of pollutant emissions. As we’ll show in next section always
on phylosophy refers to latest trend in the Veld of in-car entertainment.
In particular we will discuss about today’s most relevant applications
and we’ll take a look to the future trends trying to understand which
are the most industrial relevant research activities in this area.
1.1.1 Powertrain and engine management
The term powertrain refers to the group of components that gener-
ate power and deliver it to the road surface. Powertrain electron-
ics -including sensors, microcontrollers, and power control integrated
circuits- is about one-third of the total vehicle electronics bill of ma-
terials. InVneon in 2005 said that this percentage will remain roughly
constant during the period 2005-2015, even as the computing power
and complexity of powertrain systems increases dramatically [7]. Elec-
tronic moved his Vrst steps in powertrain sector in the 70s when Vrst
3
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Figure 1.1: Some automotive electronics systems
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engine control methodologies were exploited by automotive companies
to ensure ever increasing performances, to meet legislative exhaust
emission levels and to reduce as much as possible fuel consumption.
Engine control methodologies are based on powerful ECUs that control
a series of actuators (motors, relays, injectors, solenoids, etc.) depending
on the values read from a multitude of sensors across the car, most of
them located in a harsh environment like the engine bay. The neces-
sity to improve engine performance together with stringent legislative
exhaust emission levels drove automotive companies looking for new
powertrain technologies. Firsts applications were electronic injection
for gasoline engines and direct injection for diesel ones. The 90’s saw
the development and commercialization of the Vrst car with common
rail technology. While Vrst prototipes were mechanical-based, modern
common rail systems are managed by an ECU which controls injectors
electronically. This technology was initially developed between Magneti
Marelli, Centro Ricerche Fiat and Elasis. Later, the design was acquired
by the German company Bosch [8]. Modern automobiles make extensive
use of electronics to monitor and control engine combustion. From the
early innovations such as electronic injection today powertrain ECU
act on every engine electromechanical system. Mass air Wow sensors
are used to measure the quantity of air sent into the cylinder. Modules
based on magnetic or inductive sensors are used to check the position
of throttle pedal. In-cylinder pressure sensors (also referred as knock
sensors as they sense the detonation) together with electronic-based
valve control are used to achieve optimal combustion varying both
the timing of the spark ignition and the amount of mixture air-fuel.
Another consequence of more and more urgent emission standards is
the adoption of methods for pollutant reduction like the Exhaust Gas
Recirculation (EGR) systems. In fact, modern car engines need EGR to
meet emission standards. The EGR system is designed to reduce the
amount of Nitrogen Oxides (NOx) created in the engine when com-
bustion temperature exceed about 1350 ◦C. The recirculation of small
amount of exhaust gases together with air-fuel mixture in the cylinder
is eUective in reduction of combustion temperature and then of NOx.
As well as for other automotive systems in the latest years the transition
from a mechanical to an electronic servo-controlled system happened.
5
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Figure 1.3: Power usage in passenger vehicles [9]
Modern systems utilizing dedicated ECU, multiple control inputs, and
servo-driven EGR valves typically improve performance/eXciency with
no impact on drivability of the vehicle.
Improvements in powertrain (current and hybrid) and transmission
technologies lead to an estimated CO2 reduction by 30%.
Electrical power requirements in cars have been rising quickly in the
last decades and are expected to keep rising (see Fig. 1.3). The on-board
electric power requirement is likely to increase from 1 kW to 5 kW for
non-propulsion loads and to 100 kW or more for propulsion loads in the
near future. This increase is driven by the replacement of mechanical
systems with electrical versions, and by the introduction of a wide range
of new functionality in vehicles. The continuous increase in power
6
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requirements is pushing the limits of conventional automotive power
generation and control technology, thus motivating the development
of both higher-power and higher-voltage electrical systems and com-
ponents Such amount of power makes fundamental the re-thinking of
how power is managed. In the future is likely to use two or more power
buses at diUerent voltages simultaneously in order to meet power and
safety requirements [10, 11]. Vehicular Battery Management Systems
(BMS) continuously check the condition of the car’s battery, monitoring
the residual charge.
To overcome those limitations and achieve higher preformances, car-
makers proposed a 42 volt electrical system in the late 1990s. In the last
decade some not-conventional automotive alternators were developed
and presented. One example of such alternators is the Integrated Starter
Generator (ISG): a system highly dependant on power control electron-
ics and intended for integration with conventional internal combustion
engines. The ISG combines the operations of alternator, the starter
motor, Wywheel and ring gear in a single unit serving as a high power
42V alternator, making possible start-stop capability of the engine (thus
reducing from 10% to 25% fuel consumption) and providing the ability
to convert kinetic energy into storable electrical energy (regenerative
braking).
Despite many manufacturers were predicting a switch to 42 volt elec-
trical systems, the changeover has not occurred yet. The cost needed
for the aftermarket accessories and electronics industries to redesign all
of their components to match the new standard is beyond immagina-
tion, the availability of higher-eXciency motors, new wiring techniques
(wire multiplexing) and digital controls, ISG working with 12V bus and
contact erosion issues have reduced the push for the introduction of
42 V system [12]. In the next few years we’ll discover if there will be the
changeover.
1.1.2 Body electronics and security
Electronic Stability Program Electronic Stability Program (ESP) is
an active safety system now mandatory on every new car. The world’s
7
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Figure 1.4: Block schematic of main chassis/safety electronic systems
Vrst public demonstration of ESP has been done in 1994 by Mercedes-
Benz [13].
The Electronic Stability Program assists the driver to mantain control
of his vehicle in the event of a loss of grip when in critical conditions,
for example on wet or icy roads. The ESP allows to keep the desired
trajectory of the vehicle acting selectively on the brakes of each wheel
in order to correct oversteering and understeering. If necessary, ESP
can communicate with powertrain ECU to reduce engine torque. This
system is based on the detection of the diUerences between the driver’s
control inputs and the actual response of the vehicle. A pivotal role in
ESP systems is played by sensors: a cluster of sensing elements are used
to detect the movements of the vehicle. A steering angle sensor is used
to read driver wheel position. Inertial sensors provide informations
about linear (accelerometers) and angular (gyroscopes) acceleration in
the X, Y and Z-axis (see Figure 1.5). Whereas world’s Vrst ESP presented
by Mercedes-Benz and Bosch was based on mechanical inertial sensors,
now silicon based Micro-Electro-Mechanical-Systems (MEMS) have con-
tributed, thanks to the lower cost, mass and volume occupation to the
diUusion of ESP systems through all the categories of vehicles.
MEMS Vnd another important application in airbag systems. As technol-
ogy evolved, frontal collision airbag protections for front seat occupants
are being replaced by intelligent, complex airbag systems that also in-
clude side-impact protection for both the front and rear passengers
8
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Figure 1.5: Inertial Measurement Units (IMUs) work by detecting changes in a
vehicle’s pitch, roll, and yaw
and supplementary systems for additional head and knee protection.
Advanced frontal air bag systems automatically determine if and with
what level of power the driver frontal air bag and the passenger frontal
air bag will inWate. The appropriate level of power is based upon sensor
inputs that can typically detect: occupant size, seat position, seat belt
use of the occupant and crash severity.
Although airbags have never replaced seatbelts, they were designed to
provide maximum safety when used in combination with them. Seatbelt
technology is currently undergoing innovative revisions and improve-
ments thanks to the combination with airbag systems. An example of
this integration is Autoliv’s Smart Belt System. It uses a switch mecha-
nism to adapt its restraining force - and hence the load on the occupant
- to the severity of the crash and to the restraining force of the airbag.
To measure the rotation of the seatbelt bobbin [14] component makers
generally use Hall eUect based sensors.
Anti-lock Braking System Today anti-lock braking systems are a
standard safety feature on many cars. They allow the driver to have
optimal braking without locking wheels in order to maintain control
and stability of the car during emergency braking. The core of an
ABS system is the independent monitoring of wheel speeds to evaluate
9
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Figure 1.6: Typical conVguration of an Electrical Power Steering system
wheel slippage. During a braking event, the control system maintains
maximum possible wheel grip on the road - without the wheel locking
- by adjusting the hydraulic Wuid pressure to each brake by way of
electronically controlled solenoid valves.
Steer-by-wire Automotive companies intend to replace electrohy-
draulic steering systems with fully electronic ones. The advantages are
various, from the future integration of an Intelligent Highway Vehicle
System (IHVS) to the reduction of weight and the elimination of the
steering column that is one of the principal hazards in front-end colli-
sions, also simplifying the car interior design. These systems are usually
referred as steer-by-wire as to indicate that there’s no mechanical link
between the driver and the steering wheels. This issues safety concerns
for carmakers. To date high-end cars feature hybrid systems where a
mechanical linkage serves as back-up in case of a component failure.
In the future fully-electronic steering systems will replace hybrid ones.
A steer-by wire system is made up of several components: a Steering
Angle Sensor (SAS) subsystem to sense rotation angle and torque of
10
1.1 Automotive electronics applications
steering wheel and front tyres, and a steering actuator that is usually
an electronic controlled motor (see Fig. 1.6). SAS sensing elements
are usually based on Anisotropic Magneto Resistance (AMR) or Giant
Magneto Resistance (GMR) eUects. Other applications exploiting SAS
are being adopted by many carmakers. A relatively obsolete market
trend analysis by Bosch [15] foresee a plethora of applications using
SAS information; ESP, steer-by-wire, Advanced Front Lighting (AFS),
Lane Departure Warning (LDW), Four Wheel Steering (4WS) and Active
suspension system.
Brake-by-wire As part of the bigger family of X-by-wire systems,
brake-by-wire technology allows to transfer brake force information
from pedal to the wheel electronically instead of pneumatically. Next
generation brakes will be based on motor driven actuators and on a
powerful electronic control implementing functional safety design con-
cepts. Since this application is related to the safety of passengers, for
the majority of automotive companies electric brakes are still a few
years away from volume production. A forerunner of brake-by-wire
technology is the Electronic Parking Brake (EPB) system that is already
present in a lot of new car models implementing also the hill hold func-
tionality. The EPB system replaces mechanical linkages with wires, with
the rear brakes being applied by an electro-mechanical system. OEM
supplier TRW in 2006 developed the Vrst integrated EPB that works as
a conventional hydraulic brake for standard service brake applications
and as an electric brake for parking [16].
Pressure sensors In 2014 according to iSupply [17] MEMS pressure
sensors will become the leading microelectromechanical device, thanks
to their relatively high prices and expanding use in automotive, medical
and industrial applications. Thanks to automotive industry recovery
after 2008-2009 recession, by 2014 revenue for MEMS pressure sensors
will amount to $1.85 billion. In 2010 this amount reached $1.22. The au-
tomotive sector claims 72% share in revenue, where engine management
is the leading application for pressure sensors. These sensors are used
11
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to monitor intake manifold air pressure, common fuel rail pressure; an-
other application related to engine management and fuel consumption
optimization is the measure of pressure inside the cylinder’s chamber
in order to better adapt fuel/air mixture and achieve improved perfor-
mances. New automotive applications of MEMS pressure sensors can
be found not only in automatic transmission gearbox but also in new
double-clutch transmission systems that are already in production by
companies like Ford, Audi and Volkswagen [18, 19]. German giant Bosch
recently entered this market with a MEMS solution in which the oil acts
directly on the back of the silicon sensor (a so-called backside-entry
design) and that can bear pressures of up to 70 bar. Another application
that is gaining more and more importance in the automotive market
is the Tire Pressure Monitoring System (TPMS), an electronic system
designed to monitor air pressure inside tires. Tire pressure monitoring
can provide signiVcant advantages in terms of fuel savings and pollution
reduction as well as greater safety and an extended tire life. Generally,
the pressure sensors can be installed inside the tire or mounted on the
valve stem. The design of internal sensor based TPMS systems require
the use of passive transponders inside the wheel to send pressure data to
the related ECU. Moreover, interference from the metal of a tire typically
requires additional antennae to get signals to the ECU.
1.1.3 Infotainment
The word infotainment is the merge of information and entertainment.
When it is related to automotive sector it is known as car infotainment.
Among the many reasons pushing Car Infotainment Systems (CIS) the
main one is economical: revenue exceeded the value of 5.5 billion of
dollars in 2010 (data source: Consumer Electronic Association). By
2014, revenue will amount to $5.9 billion [20]. CIS can be divided into
three main areas partially overlapped: telematics, (see Fig 1.7) in-car
entertainment and Driver Information Systems (DIS) . Telematics refers
to all in-car information systems that allow to exchange data via GPS,
or mobile phone infrastructures. In-car entertainment deals with all
systems and functionalities that allow passengers to enjoy multimedia
12
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Figure 1.7: The three main areas of car infotainment systems [21]
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Figure 1.8: Car infotainment system [source: InVneon]
contents while traveling in a vehicle. There are many examples: from
listening to music via DAB1 or from MP3 Vles through USB and HD
drives even to watching videos in rear seats using DVD and Blue-Ray
players. All systems that inform the driver about car status can be
included in DIS category. Latest trends concern with in-car wireless con-
nectivity and cloud computing, on board applications for smartphones
and tablets (Android, iOS) together with highly integrated online ser-
vices like Google Maps and Street View. In other words there will be
systems connecting 3G/4G smartphones and the on-board computer,
providing an endless Wow of information from the Internet to the car’s
occupants. Automotive players are focused also on development of new
methods of interaction between the driver and the car. Touchscreen
interfaces and gesture recognition technologies (already being used by
smartphone users) will work together with vocal recognition to control
all infotainment features in modern cars.
1Digital Audio Broadcast
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Figure 1.9: Cluster of sensors used to support ACC [source: Bosch]
1.2 Future challenges for
automotive electronics
What we saw in previous paragraphs represent the main part of elec-
tronic applications in the automotive Veld now. The relentless work of
carmakers and OEM suppliers is focused on certain areas among which
the main is related active safety. Some model of cars already in produc-
tion already make use of systems like Adaptive Cruise Control (ACC),
Collision Avoidance, Lane Departure Warning (LDW), Forward Colli-
sion Warning (FCW) and Blind Spot Detection, based on SiGe 77GHz
automotive radar but there are studies employing cameras and diUerent
types of sensors working together able to recognize obstacles (pedons,
other vehicles) and communicate it to the ECU to take appropriate coun-
termeasures. Bosch proposed a cluster of systems (see Fig 1.9) able to
monitor all around the car, including visible spectrum and IR cameras,
ultrasonic sensors for short range detection and SiGe 77GHz radar. A
study of Insurance Institute for Highway Safety claims that the imple-
mentation of those features could prevent or reduce the eUects of over
3 million of car accidents only in the United States. Hybrid concepts
show potential in regard to emission levels and fuel consumption. In the
next few years there will be a large diUusion of Hybrid-Electric Vehicles
14
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Figure 1.10: Trend for automotive ECU/bus architecture. Present day (left) and
future (right).
(HEV), that combining combustion engines with electric motors will
allow fuel saving and a reduction of pollutant emissions. The future of
electronics will concern also architectural trends. As we highlighted in
previous paragraphs, due to the increasing number of electronic-related
applications in cars the number of ECUs reached the number of 70 or
more. This is starting to become an issue in terms of system architec-
ture and wiring complexity. The paradigm is shifting from one ECU
per mechanical function, all connected by multiple CAN/Local Inter-
connect Network interface to one major computing node per domain,
connected by a high performance network (Flex-Ray, MOST), as shown
in Fig. 1.10. Among the next-generation technologies we can mention
for sure the Vehicle-to-Vehicle (V2V) and V2I (V2I) communications. In
this view each vehicle is part of a network that includes infrastructures
and roadside units (the Intelligent Highway Vehicle System - IHVS).
The communications between all these parts provide real time informa-
tion about the state of the traXc or safety warnings. Slowdowns and
crashes at blind intersections could be reduced thanks to the commu-
nications between vehicles. Since V2V and V2I require both intelligent
highway infrastructures, both a large numbers of cars equipped with
these technologies, now are quite far from being adopted widely [22].
If we shift our focus from system applications down to the device, we
can say that since power electronics is going to play a leading role in au-
tomotive electronics, many companies are investing in the development
of the so-called smart power process technologies like BCD (Bipolar-
15
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Table 1.1: High temperature extremes in automobiles by location
Vehicle location Max Temp (◦C)
dashboard 110
exhaust 650
drive chain 175
exhaust turbocharger 1050
throttle valve 200
gearbox 145
roof complex 85
CMOS-DMOS). To date, almost every major semiconductor company
whose business includes automotive products features a smart power
process technology (STmicroelectronics, InVneon, Freescale, Global-
foundries, TSMC, NEC,..). As we higlighted in Section 1.1 the transition
from mechanical or hydraulic systems to electronic ones has been pos-
sible when automotive electronic systems proved their robustness and
reliability. This is an important point because environmental conditions
in vehicles include a large range of temperatures (depending on vehi-
cle’s compartment, as shown in Table 1.1), thermal cycling and shock,
mechanical vibrations, humidity and exposure to harsh environment).
Moreover, recent market analysis [23] showed that the temperature
demand on car power electronics will increase steeper for automotive
products than consumer ones.
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High-level modeling of
analog-mixed signal IPs
2.1 Introduction
In recent years, there has been an increasing interest in the Veld of wired
and wireless communication systems, thus forcing integrated circuit
(IC) designers to integrate both analog and digital parts on a single
silicon die. Another market which is pushing IC producers to follow
this approach is the MEMS (micro-electro-mechanical-system) market.
During the past years IC designers had the possibility to evaluate the
eUect of device mismatch making measurements on the test-chips, after
the fabrication, or perform long and complex transistor-level simula-
tions [24]. Both approaches are time-consuming and therefore show low
eXciency.
To reduce VLSI development time and cost nowadays there is an in-
creasingly eUort in design optimization, enabled by using high-level
behavioural models also for analog and mixed-signal circuits [25–27].
Analog-to-digital and digital-to-analog interfaces are essential building
blocks of almost every mixed-signal System on Chip (SoC) [28–32]. As
a consequence, the design of those converters is becoming even more
complex and time-consuming. One of the most important DAC archi-
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tectures is the resistor string DAC. This structure has many advantages
in mid-resolution, moderate to high-speed data converter applications
[33]. Current steering DACs are based on an array of matched current
cells that are steered to the DAC output depending on the input codes.
Current steering DACs are also intrinsically faster and more linear.
However, when the sampling rate is not high, resistor string DACs can
be the election choice because they consume less power and occupy less
area. As the shrinking of device sizes goes on, random variations of pa-
rameters are becoming the key factor in the design. Mismatch analysis
methods can be implemented during the design Wow, both for current
steering and resistor string D/A converters. Therefore we developed
a high-level model of resistor string DACs. The aim of this model is
to help designers dealing with CMOS nanoscale processes to improve
design eXciency in terms of quality and reliability of the circuits then
reducing the time-to-market.
This chapter gives an overview and describes the state of the art of
MEMS systems for optical applications (Section 2.2), focusing on their
development and their use in a laser-based projection system. Then the
topic related to the development of a high-level model of resistive string
D/A converters is addressed, presenting also a real test case. Section 2.4
gives an overview on the methods used to model the nonlinearities
induced in the converters and presents the model implementation. Later
in Section 2.5 the design of a 10 bit DAC is described as an example
of model’s application; the high-level model results are compared to
transistor-level ones obtained with commercial VLSI CAD tools. The
results (area, power consumption, speed) of the DAC integrated in STMi-
croelectronics BCD (Bipolar CMOS DMOS) 0.18 µm technology are also
presented and compared to the state of the art.
2.2 MEMS for optical applications
In 1959 Richard Feynman on the occasion of the annual meeting of
the American Physical Society held a famous speech: There’s plenty of
Room at the Bottom. Feynman talked about the possibility to control
18
2.2 MEMS for optical applications
things on nanometric scale and he described some of the uncountless
advantages that could derive. The chance to manipulate objects on
nanometric scale brought to life of a brand new Veld, that exploit the
ability to replicate macroscopic structures at nano-size. Beside the
miniaturization process of devices and components (resistors, capacitors,
inductors, and transistors) that allowed the computer revolution, a new
branch of microelectronic that builds micro and nano-sized instruments
with mechanical properties came out. The products of this new branch
are the so-called MEMS (Micro-Electro-Mechanical-Systems).
Since the ’60 scientists understood silicon could be used not only for the
production of electronic circuits but also for the creation of mini and
micro mechanical structures. This because of the following properties:
a) silicon has a low cost, can be found worldwide and it can be
produced with extreme purity;
b) silicon processing technologies are based on thin layer deposition,
lithography techniques are used to "draw" planar geometries with
a good accuracy level;
c) since micro-electromechanical devices are built with the same
ICs process technologies it is possible to run batch-fabrication
enabling mass production and bringing down costs;
Single-crystal silicon has great mechanical properties (e.g. Young’s
modulus is comparable with the one of stainless steel), it’s lighter than
aluminium and its Knoop hardness is twice the one of iron. Silicon me-
chanical properties are anisotropic, that is they depend on the crystal’s
orientation. The following table makes a comparison between silicon
and other semiconductor industry’s related materials.
Only in the ’90s, the research was undertaken to obtain a complete inte-
gration of microelectronic circuits and mechanical structures, enabling
the realization of actuators, sensors and electronic control circuits in
a single silicon chip: a MEMS. MEMS are a growing market, focusing
primarily on: inertial sensors (accelerometers and gyroscopes), pressure
and Wow sensors, chemical sensors, microWuidic structures (print heads
for ink-jet, medical diagnostics, drug delivery, micropumps) and optical
applications. The devices and MEMS structures are fabricated using
19
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Table 2.1: Comparison between silicon and other materials main properties.
Property Si {111} Steel Al Al2O3 SiO2 Quartz
Young’s modulus (GPa) 190 200 70 303 73 107
Poisson’s ratio 0.22 0.3 0.33 0.21 0.17 0.16
density (g cm–2) 2.3 8 2.7 3.8 2.3 2.6
th. expansion coeXcient
(K–1)
2.3 16 24 6 0.55 0.55
th. conductiveness at 300K
(Wcm–1 K)
1.48 0.2 2.37 0.25 0.014 0.015
melting point (◦C) 1414 1500 660 2000 1700 1600
both conventional techniques for integrated circuits, such as lithogra-
phy, deposition, etching, and a wide range of techniques developed ad
hoc for the micromachining of silicon. For all types of MEMS, there are
two approaches to silicon processing: the bulk micromachining and the
surface micromachining.
2.2.1 Bulk micromachining
Bulk micromachining technology is based on the removal, by chemi-
cal etch, substantial portion of silicon from the substrate: in this way
suspended and movable structures such as membranes and cantilevers,
trenches, or structures of diUerent types can be obtained. The attacks
used are compatible with the electronics on the chip. This has allowed
to combine bulk micromachining technology with the CMOS (Comple-
mentary Metal-Oxide-Semiconductor), which is the point of reference
for the rest of our discussion. A Vrst classiVcation of the attacks can be
made according to the geometry of the excavations obtained: according
to this criterion, the attacks are divided into isotropic and anisotropic.
The Vrst, thanks to the same attack speed in all directions allows to
create rounded excavations. With the latter, instead, high-aspect ratio
structures with Wat and well deVned surfaces can be obtained. Bulk
micromachining can be further divided into two diUerent techniques: if
the removal of the silicon is from the front of the wafer it is called front
20
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bulk micromachining, if it happens from the back it is called rear bulk
micromachining.
2.2.2 Surface micromachining
Although the approach followed initially for the manufacture of mi-
crosystems and sensors has been the bulk micromachining, recently
the attention is focusing on the complementary technique: the surface
micromachining. In fact, it oUers better possibilities of processing; it is
based on the deposition and patterning of thin Vlms on the surface of the
wafer. These deposited materials often act as spacer or as sacriVcial layer:
once removed they allow the creation of complex suspended structures,
three-dimensional or movable. Typically the materials used are silicon
oxide as a sacriVcial layer and polysilicon as structural layer. The oxide
is deposited by CVD (Chemical Vapour Deposition) as its growth and
its etching are faster than an oxide grown thermally. Although there
are other kind of materials that have been tested for the realization
of micromachined structures, such as polysilicon and silicon nitride,
nickel and copper, copper and Ni/Fe, the most used are still SI02 and
polysilicon. The major issues of surface micromachining that engineers
should care about are:
a) control of mechanical properties of structural layers to prevent
the formation of residual stresses;
b) structure sticking in the drying phase following a wet etch
There are several methods, described in the literature, to try to solve the
problems described above [34] in fact nowadays MEMS engineers can
build astounding silicon structures.
2.2.3 MOEMS applications
Integrated optic is a Veld where there are a lot of microsystems applica-
tions. MOEMS is in fact an acronym for Micro-Opto-Electro-Mechanical-
Systems. The main drive that led to the development of these objects
21
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Figure 2.1: Optical MEMS for Vber optic telecom market
was given without doubt by the Veld of telecommunications. Follow-
ing the 2001 telecom downturn, some companies explored several new
applications that are widespreading the use of optical MEMS. Despite
the diXculties global market has encountered in the last few years
MOEMS market has started rising again. iSupply market analysts ex-
pect solid growth from 2009 through 2015 [35]. Behind this growth
can be found some facts: 1) the CAGR of the Internet is about 45-50%,
2) video traXc over the net keeps rising (thus increasing bandwidth
demand), 3) in China in the next few years there will be huge optic Vber
deployments (boosted by the government) and a consequential growth
of Passive Optics Networks (PON) market of about 33% in 2009-2014
(see Fig. 2.1). Beside this, Fiber To The Home (acsFTTH) paradigm will
become dominant and there will be the need for more agile networks
instead of more Vbers. The use of MOEMS based devices allow designers
to achieve a greater grade of Wexibility and reconVgurability as opposed
to more conventional approaches. Micro optical systems Vnd a piv-
otal role in telecommunications. Today, long distance and broadband
communications are via Vber optic netwprks. Generally the bottleneck
is represented by the electronics, hence the search for solutions that
allow to manage light signals on chips without the necessity of having
to convert them into electrical signals. Thus most of the applications
of MOEMS are in the telecommunication Veld and concern switching
and multiplexing of optical signals through micromirrors or array of
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micromirrors. The advantage of using production technologies of in-
tegrated circuits makes possible to create miniaturized mirrors with
low cost and low energy consumption compared to the use of macro-
scopic reWective surfaces. Currently other sectors in which MOEMS
have potential applications are:
- Displays (DMD);
- Spectrometry;
- IR imaging;
- Barcode Readers;
- Picoprojectors;
- manufacturing processes: stereo photolithography, laser-assisted
deposition and patterning, packaging, assembling;
- sensing: optical encoders, optical memories, microscopes in the
near Veld, sensors for optical Vbers and waveguides.
Display (DMD)
The ability to reWect light in a continuous manner or not divides mi-
cromirrors into two categories: the Vrst they are called scanning mi-
cromirrors, in the second digital micromirrors. The Digital Micromirror
Device (DMD) belongs to the second category: is a spatial light modu-
lator developed by Texas Instruments that is the core of Digital Light
Processing (DLP) projection technology, and was invented in 1987. A
DMD chip has on its surface several hundred thousand microscopic
mirrors arranged in a rectangular array which correspond to the pix-
els in the image to be displayed [36]. The mirrors can be individually
rotated ±10° – 12°, to an on or oU state. In the on state, light from the
projector bulb is reWected into the projection lens lighing up the pixel
on the screen. In the oU state, the light is directed elsewhere (usually
onto a heatsink), making the pixel appear dark. To produce greyscales,
the mirror is toggled on and oU very quickly, and the ratio of on time
to oU time determines the shade produced (binary pulse-width modu-
lation). Contemporary DMD chips can produce up to 1024 shades of
gray. The two main application of DLP systems are front projectors
(small standalone projection units) and DLP rear projection television.
23
Chapter 2 High-level modeling of analog-mixed signal IPs
Projectors can be equipped with a single DMD chip or with three chips.
The Vrst solution employs a spinning colour wheel between the light
source and the DMD. The colour wheel is usually divided into four
sectors: the primary colours: red, green, and blue, and an additional
clear section to boost brightness. Since the clear sector reduces colour
saturation, in some models it may be eUectively disabled, and in others
it is omitted altogether. Some projectors may use additional colours
(for example, yellow). The DMD chip is synchronized with the rotating
motion of the colour wheel so that the green component is displayed on
the DMD when the green section of the colour wheel is in front of the
lamp. The same is true for the red and blue sections. The red, green, and
blue images are thus displayed sequentially at a suXciently high rate
that the observer sees a composite "full colour" image. In early models,
this was one rotation per frame. Later models spin the wheel at two
or three times the frame rate, and some also repeat the colour pattern
twice around the wheel, meaning the sequence may be repeated up to
six times per frame.
A three-chip DLP projector uses a prism to split light from the lamp,
and each primary colour of light is then routed to its own DMD chip,
then recombined and routed out through the lens. Three-chip DLP pro-
jectors can resolve Vner gradations of shade and colour than one-chip
projectors, because each colour has a longer time available to be modu-
lated within each video frame; furthermore, there won’t be any Wicker
or rainbow eUect like with the single chip solution. Like three-tube
CRT projectors, the optics for some three-chip DLP projectors must be
carefully aligned. But it’s more common to use a prism which makes it
necessary for only one optic, instead of three, and therefore removes the
problem of colour separation. The three-chip projectors used in movie
theatres can produce 35 trillion colours, which many suggest is more
than the human eye can detect. The human eye is suggested to be able
to detect around 16 million colours, which is theoretically possible with
the single chip solution. However, this high colour precision does not
mean that DLP projectors are capable of displaying the entire gamut of
colours we can distinguish (this is fundamentally impossible with any
system composing colours by adding three constant base colours).
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(a) One-DMD DLP projector (b) Three-DMD DLP projector
(c) Schematic view of two adjacent
micromirror-based pixels
Figure 2.2: DMD overview
Spectrometry
A spectrometer is an optical instrument used to measure properties of
light over a speciVc portion of the electromagnetic spectrum, typically
used in spectroscopic analysis to identify materials [37]. The variable
measured is most often the light’s intensity but could also, for instance,
be the polarization state. The independent variable is usually the wave-
length of the light, normally expressed as some fraction of a meter, but
sometimes expressed as some unit directly proportional to the photon
energy, such as wavenumber or electron volts, which has a reciprocal
relationship to wavelength. A spectrometer is used in spectroscopy
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Figure 2.3: A commercial microspectrometer based on MOEMS devices [source:
Hamamatsu]
for producing spectral lines and measuring their wavelengths and in-
tensities. Spectrometer is a term that is applied to instruments that
operate over a very wide range of wavelengths, from gamma rays and
X-rays into the far infrared [38]. If the region of interest is restricted to
near the visible spectrum, the study is called spectrophotometry. A new
class of spectrometers can be designed using programmable components
such as MOEMS which enable to tune the beam in spectra width and
central wavelength. The advantages due to MOEMS technology can
be resumed in the replacement of the macroscopic mirror and its drive
with an oscillating micro-mirror. This enables: increased reliability and
ruggedness, system miniaturization, cost reduction and ultra-rapid scan
capability. A sub cm prototype based on MOEMS piezoelectric micro-
grating for Wuorescent lifetime detection in biological tissues has been
presented by Lo et al. [39]. Japan Vrm Hamamatsu has in its portfolio of
products several MOEMS based mini spectrometers (see Fig 2.3), whose
internal optical system is comprised of a convex lens on which a grating
is formed by nanoimprint.
IR imaging
There are two classes of infrared detectors that can be used to manu-
facture IR cameras: cooled and uncooled. Cooled detectors - named for
26
2.2 MEMS for optical applications
(a) a MEMS microbolometer (b) Using an IR sensor it is possi-
ble to detect obstacles otherwise not
visible at night
Figure 2.4: IR sensor and application
their reliance on a cryogenic cooling mechanism - are extraordinarily
sensitive to infrared radiation. The cryocooler substantially reduces
thermal noise down to very low levels. InGaAs or HgCdTe are the most
common materials used in cooled detectors. Because the cryocooler
unit is a mechanical device with moving parts, cooled detectors usu-
ally require maintenance after a period of time, often for every 8000
to 10000 hours of operation. Uncooled infrared detectors have become
an excellent alternative and are much more commonly used in many
commercial, industrial and military IR camera products. Because they
do not require the use of a cryogenic cooling unit, infrared cameras
that use uncooled detectors enjoy substantial advantages in maintain-
ability as well as a signiVcant reduction in size, complexity and cost.
The primary type of uncooled detector today is the microbolometer,
a device based on MEMS technology. When infrared radiation in the
wavelength range between 7 and 13 µm strikes the microbolometer’s
detector material and is absorbed, it heats up, and the resulting change
in its electrical resistance is the basic sensing technique. These changes
are processed by separate core electronics to create a thermal image.
These detectors are quite sensitive and can sense heat radiated from
objects, depending upon their temperature. In this way it is possible to
detect variation in the range of tens of milliKelvin at 60Hz [40–42]. High
performance, high reliability and lower cost make a-Si detectors ideally
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suited for many IR applications in both commercial and military sectors
(night-vision including security and basic surveillance). IR detectors
and cameras are now becoming standard in automobiles as night-vision
systems. Thermal imaging cameras have also been used for airport fever
screening.
Barcode Readers
The barcode scanners are available in various types; the basic princi-
ple of all the types is projecting light to the bar code and identifying
the width of each bar based on the quantity of reWected light from the
bar [43–45]. This bar code scanning can be done by either of the fol-
lowing two methods. One of the method is such that a Vne beam spot
is scanned perpendicularly to code bars and reWected from each bar is
scanned one after another by a single photodetector element. The other
method is to projecting light evenly to the bar code surface and scanning
the reWected lights from the code bars simultaneously by a photode-
tector or CCD (Charged Coupled Device) image sensor composed of
a plural photodetector elements provided correspondingly to the code
bars. Laser based bar code scanning engines provide advantages over
other scanning methods such as greater scan distance, larger bar code
capability, reduced ambient light susceptibility, and ability to read on
irregular surfaces. Due to the size reduction and high integration of this
system MOEMS are the best choice for this type of optical system. A
MOEMS-based laser bar code scanner provides these same advantages
with higher reliability at a lower cost. The manufacturing techniques
for fabricating MEMS devices enable lower cost of production. US Vrm
Microvision put on the market a barcode reader device based on MOEMS
(see Fig. 2.5).
Picoprojectors
In the near future, innovative optical technologies based on solid state
lighting (LEDs and laser diodes) and MOEMS technology will allow the
development and diUusion of low cost light engines, pushing the market
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Figure 2.5: A commercial barcode reader based on MOEMS devices [source: Mi-
crovision]
of Head Up Displays (HUD) and picoprojectors. The aim of picopro-
jectors is to realize low size, high performance portable projectors for
notebook or palm PC and to realize integrated projector for handheld
devices, like cell phones or digital cameras [46]. However mixing solid
state lighting and MOEMS require innovative solutions mixing optics,
thermal management, electrical power conversion, electronic drive cir-
cuitry. Although there are many technical issues to be solved regarding
packaging, thermal management, cost/performance ratio, the Vrst pico-
projectors suitable for use in a mobile phone have been demonstrated
by US Vrm Microvision at the Global press Summit Conference in San
Francisco in April 2008. Nowadays there are several consumer elec-
tronic products (see Fig. 2.6) that use MOEMS picoprojectors: Nikon’s
S1000pj digital compact camera, Sony’s HDR-PJ50V camcorder, 3M’s
CP40 camcorder projector, and of course Microvision’s general purpose
SHOWWX+TM laser picoprojector.
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(a) SONY HDR-PJ50V pico projector
camcorder
(b) Microvision SHOWWXTM pico
projector
(c) NIKON S1000pj pico projector cam-
era
(d) 3M’s CP40 camcorder
Figure 2.6: Some consumer electronic products featuring MOEMS based laser
picoprojectors
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2.3 Scanning micromirrors
A scanning micromirror rotates around the axis of torsion until the
mechanical torque moment of the spring equals the drive one. There are
various categories of scanning micromirror according to the type of im-
plementation. The performance of an integrated scanning micromirror
are determined by:
- maximum scan angle;
- resonant frequency;
- resolution;
- Watness and smoothness of the surface.
To obtain high resolution images are required relatively large mirrors
and large scan angles. The resolution, deVned as the number of re-
solvable spots is a function of divergence of the incident beam and the
maximum scan angle according to the function:
N =
θmax
δθ
=
θmaxD
aλ
(2.1)
where ∆θ is the divergence of the incident beam, θmax the maximum
scan angle, D the diameter of the mirror, λ the length of the incident light
and a the form factor of the crack (a = 1 for crack square and a = 1.22
for the circular ones). The max scanning speed depends on geometry
and mechanical properties, that is the mass and elastic constant of the
spring part of the actuator. In fact, the natural frequency for torsional
moving is:
ω0 = 2pif0 =
√
k
I
(2.2)
where k indicates the elastic constant of the spring and I the moment of
inertia. For a square mirror the moment of inertia is:
I =
1
12
mL2 (2.3)
wherem is the mass of the mirror and L the side. It can be seen therefore
that the larger the mirror, the lower the scanning speed. Not only the
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Table 2.2: Currently available resolutions.
VGA 640× 480
SVGA 800× 600
XGA 1024× 768
SXGA 1280× 1024
16 : 9 1280× 720
SXGA+ 1400× 1050
2k 2048× 1080
performances, but also the technology of manufacture and the type of
implementation of the micromirror depend on its dimensions, which
can range from microns to a few millimeters. A Vrst classiVcation based
on dimensions may be as follows:
- more than 2 mm: it is more convenient an implementation of
electromagnetic type, as the torque moment produced by the
Lorentz Force is proportional to the area of mirror; to maintain
the smoothness of surfaces so large, the mirrors are made using
monocrystalline silicon (SCS) derived from a silicon substrate or
from SOI (Silicon on Insulator) structures;
- between 250 µm and 1mm: it is better to create comb drive elec-
trostatic actuators from SOI structures;
- smaller than 250 µm: typically are used parallel plates electrostatic
actuators and technologies like surface micromachining.
The DMD are mainly used for applications such as digital cinema (2K
resolution) and household headlights of high quality. The resolutions
currently available are listed in Table 2.2.
The DLP micromirror can rotate ±12° in base of the digital value of the
signal of SRAM present below each mirror. So the positions in which
each mirror can be found are two: totally imbalanced to one side or the
other
After the application of voltage, according to its value, it generates a
force of electrostatic attraction, which can make the mirror stand still in
32
2.3 Scanning micromirrors
Figure 2.7: Micromirror-based optical matrix switch [source: Calient]
his position or rotate it in the opposite direction. Each mirror is associ-
ated with a pixel and can be moved to reWect light toward the screen (on
position) or outside of it (oU position). The light intensity of the pixel
is determined by the drive voltage of the micromirror, which is of type
PWM: varying the amount of time in which a micromirror assumes one
of two positions, it is possible to modulate the light intensity of each
reWected point on the screen.
With a single DMD chip it is possible create all the colors, using the
high speed of micromirrors switching. By placing a wheel formed of
dichroic cloves between the lamp and DMD, it is possible send to the
DMD array one color at a time, leaving to the eye-brain system, the task
of integrating over time information about color, to addition various
components and give to the gaze all colors of the projected images For
digital cinema applications are used systems with three DMD, each
separately to modulate red, blue and green.
In recent years, the main area of application of the bi-axial scanners
has been the telecommunications in the DWDM (Dense Wavelength
Division Multiplexing) networks, where there is the need of optical
interconnections with a large number of doors. Using two micromirror
arrays, each mirror associated to the input array can point to the output
mirror, as it is illustrated in Figure 2.7. The number of channels of
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Figure 2.8: Array of electrostatic actuated parallel plates scanning micromirrors
for optical switching applications.
this conVguration is limited by the size, Watness and scan angle of the
mirrors. They are realized with monocrystalline silicon in order to
obtain a good Watness. In fact such structures realized with polysilicon
through surface micromachining present a considerable curvature due
to residual stress of thin Vlms. Another use of bi-axial scanners is the
raster scan projection, that is to use a system that includes micromirror
and one or more lasers; it is thus possible to produce projections of
images [47].
2.3.1 Electrostatic actuation
It is possible to identify two types of scanners: those based on actuators
with Wat parallel plates (Figure 2.8) and those based on comb drives.
Generally high driving voltages are required to achieve electrostatic. To
reduce or avoid high driving voltages designers can:
a) use springs with more compliance;
b) increase capacitance between mobile and Vxed electrode;
c) use packaging techniques that allow to create a vacuum around
the micromirror, thus reducing friction and obtaining better per-
formances.
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This trick is especially reWected in relatively higher costs. In the case
of actuators with Wat and parallel plates the overlapping area of the
electrodes is substantially that of the Vxed electrodes and their distance
is a function of the angle of rotation. In the design phase it should
pay close attention to their initial distance between the two electrodes
because the bigger is the distance, the larger is the scan range, but at the
same time the voltage necessary for the implementation of the mirror
increases. Furthermore, this actuator has another big problem. While
increasing the applied voltage between the electrodes, the electrostatic
torque moment has the eUect of attracting the mobile electrode more
and more to the Vxed one (and therefore for each value of voltage
applied to the mirror it reaches a diUerent equilibrium position, it Wexes
at certain angle), on the other side there is a voltage threshold above
which the mechanical torque moment is no longer able to compensate
for the electrostatic one, causing the collapse of the mobile electrode on
the Vxed one: this phenomenon is called pull-in.
There is a maximum switching voltage (pull-in voltage), and then a
maximum scan angle (angle of pull-in), within the system remains in a
stable condition. The pull-in is a phenomenon present in all electrostatic
actuators, but the disadvantage of a parallel plates actuator is that the
stability range is only about a third of the initial distance between the
electrodes.
The Vrst type of comb drive actuator was introduced in 1989 by Tang [49],
who realized a lateral polysilicon comb drive. In an actuator of this type
(Figure 2.9), the mobile electrode moves in the same plane of the Vxed
one, parallel to the substrate.
Currently the most popular comb drive actuators are vertical ones, in
which the movement of the movable Vnger is perpendicular to the
substrate (see Figure 2.9(b)). The Vrst vertical comb drive was made by
Selvakumar [50] and consisted of a Vxed comb derived from the substrate
by attacks and a mobile comb in polysilicon; the whole structure was
placed in an excavation made from the substrate opportunely attacked.
These actuators have several advantages compared to parallel plates
ones:
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(a) SEM image of a comb drive actua-
tor [48]
(b) SEM detail of a vertical comb drive
Figure 2.9: Some examples of comb drive actuators
1) there is no limitation on the maximum scan angle due to the
geometry of the parallel plates actuator, as the actuator and the
mirror are decoupled;
2) the high torque moment allows to make relatively rigid torsion
bars with the consequent increase of scanning speed, of the band-
width and the resonant frequency; the latter also makes the system
less sensitive to unwanted noises caused by external environment,
such as vibrations and temperature;
3) they require implementation lower voltages thanks to less distance
between the electrodes.
2.3.2 Electromagnetic actuation
The electromagnetic actuation allows to obtain larger angles of deWec-
tion with voltages lower than electrostatic implementation. It is possible
to obtain deWection angles greater than 1mm both parallel to the plane
and perpendicular to it. A method to generate the magnetic Veld on the
chip is to use a planar spiral winding (see Figure 2.10). The coil can be
Vtted with a ferromagnetic core to increase the intensity of the Veld, but
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Figure 2.10: Micromirror with electromagnetic actuation [source: Lemoptix]
since its manufacture is more complicated, most of these systems are
lacking in it. In [51] are described the design and the implementation
of a triaxial actuation electromagnetic micromirror. It is used a SOI
substrate on which it was obtained by RIE and KOH backside etch a
suspended structure of silicon. To improve the reWection on the surface
mirror was placed a layer of gold by means of electroplating. The pecu-
liarity of this object is that through the possibility of implementation
along the z axis, it can obtain a high coupling eXciency.
2.3.3 Thermal actuation
An example of a micromirror implemented thermally for imaging ap-
plications in medical Veld [52] is shown in Figure 2.11(a). The mirror
is connected to a mobile plane through a series of aluminum oxide and
silicon bimorph actuators, in which it is inserted a polysilicon resistor,
with the aim to provide the necessary heat for implementation. The
moving plate is activated by an identical set of bimorph oriented per-
pendicular to the Vrst, resulting in two perpendicular axes of rotation.
Initially, both sets of bimorph are bent for the residual stress of the
layers of aluminum and silicon oxide. When the current Wows in the
polysilicon resistors, the temperature of the bimorphes increases; since
the coeXcient of thermal expansion of aluminum is greater than the
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(a) (b)
Figure 2.11: Some examples of electro-thermal actuated micromirrors
oxide one, bimorph layers bend downward and consequently the mirror,
too. The micromirror is Wexed to a maximum of 42°, while the mobile
plate of 16°. Another example of a micromirror with thermal actuation
for biomedical applications is described in [9].
2.4 Nonlinearities Modeling
in Resistive DACs
The key issue for resistor-string based VLSI architectures is the mis-
match between resistor values, that can lead to errors and nonlinearities
in the converter. In subsections 2.4.1 and 2.4.2, the possible causes of
errors of resistor string D/A converters will be analysed.
2.4.1 EUect of a Linear Gradient
First, we will Vgure out how a linear gradient in the dopants aUects
the value of resistors. In Fig. 2.12 is shown the schematic of a string
with a doping gradient. For the sake of simplicity we supposed that
the diUerence between values of two adjacent resistors is constant and
equal to ∆/R. The voltage at the j-th node of the string is given by the
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R
V1
R+∆R
V2
R+2∆R
V3
V2n–1
R+(2n – 1)∆R
Vref
gradient
Figure 2.12: Schematic of a n bit resistive string converter aUected by a linear
doping gradient.
following equation:
Vj =
j–1∑
k=0
(R + k∆R)
2n–1∑
k=0
(R + k∆R)
· Vref =
=
jR +
j(j – 1)
2
∆R
2nR +
2n(2n – 1)
2
∆R
· Vref
(2.4)
For a given node of the string the Integral non-linearity is the diUerence
between the ideal voltage value and the measured one, as stated by
equation (2.5).
INLj =
j
2n
Vref –
jR +
j(j – 1)
2
∆R
2nR +
2n(2n – 1)
2
∆R
· Vref (2.5)
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Figure 2.13: INL due to a linear doping gradient for an unfolded string and folded
one.
Simplifying the previous expression as suggested in [53] we can notice
that maximum INL happens when j = 2n/2. The other important param-
eter, the DiUerential non-linearity (DNL), is calculated as the diUerence
of a measured step between two successive nodes and the ideal one, that
is:
DNLj = Vj+1 – Vj –
Vref
2n
(2.6)
In this case, assuming R >> (2n – 1)∆R/2 we can approximate:
DNLj ≈
(
j –
2n – 1
2
)
∆R
R
Vref
2n
(2.7)
and the maximum DNL is about Vref(∆R/2R), when j = 1 or j = 2n – 1.
An eUective method to reduce the eUect of gradient is to use a folded
resistor string. With this approach the INL can be almost halved, as
shown in Fig. 2.13.
2.4.2 EUect of Random Variations
Despite the case of a linear gradient is simple and intuitive, actually
resistors are aUected by random mismatch errors. These errors are
due mainly to inaccuracies of photolitographic process and random
variations of contact resistance. For an ideal resistor (see Fig. 2.14) we
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W
L
Figure 2.14: Typical layout of an integrated polysilicon resistor.
can use the following formula,
R = ρ
L
W t
+ 2Rc (2.8)
where ρ is the resistivity of the substrate (polysilicon in our case), L, W,
t are length, width and thickness of the resistor, while Rc is the contact
resistance.
In reality, two ideally equal resistors will be diUerent because of mis-
match errors. These errors include:
- resistivity errors;
- errors on geometries (∆W, ∆L);
- random process variations.
DiUerentiating the expression (2.8) we can obtain the following relation:
∆R =
L∆ρ
Wt
+
ρ∆L
Wt
–
ρL∆W
W2t
–
ρL∆t
Wt2
+ 2∆Rc (2.9)
To obtain the expression of the relative mismatch between a couple of
resistors the equation (2.9) has to be normalized in respect to R. Usually
Rc is much lower than R, so we can simplify the whole expression
assuming R = ρL/Wt. Thus we obtain:
∆R
R
=
∆ρ
ρ
+
∆L
L
–
∆W
W
–
∆t
t
+ 2
∆Rc
R
(2.10)
The aim of the designer is to minimize the relative mismatch. Since the
values of ∆ρ, ∆W, ∆L, ∆t, and ∆Rc, are Vxed by the technology, the
designer can only choose the values of R, L and W. The Vrst choice is to
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make large resistors using high values of W and L. However this choice
can lead to several negative eUects such as higher parasitic capacitance
between resistors and substrate and also an increase of the occupied
area. Thus, a trade oU between performance and area has to be found,
generally with long and complex transistor-level simulations. We have
developed a high level model of a resistor string that takes into account
the parameters previously discussed.
2.4.3 High-level Model Implementation
During the design phase it can be useful to have a tool that permits to
evaluate the parameters of a resistive string starting from the geometries
of a single integrated resistor. The nominal value of a resistor diUers
from the real one because of the random variations of process param-
eters. The real value is a stochastic variable with a given probability
density function (pdf). It has been supposed that this is a variable with
a Gaussian pdf. As shown in [54] it is possible to evaluate the pdf of
voltage values at every tap of the resistive string from the distributions
of resistor values. The pdf of the resistors is a Gaussian distribution
with mean value R and variance ∆R2. To calculate the pdf of voltage
values it is necessary to do some math on stochastic variables. First, we
consider the string as a voltage divider and we write the expression of
the partition ratio at the j – th node of the string:
u(X, Y) =
X
X + Y
,
with X =
j∑
i=1
Ri and Y =
2n∑
i=j+1
Ri
(2.11)
the pdf of u(X,Y) is not exactly gaussian, but nearly gaussian and is
given by:
fU(u) =
1√
2piσ0
e
–
(u – u0)2
2σ20 (2.12)
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Figure 2.15: Logic Wow of the modelling.
with
u0 =
j
2n
(2.13)
and
σ0 =
√
u0(1 – u0)
2n
∆R
R
(2.14)
By substituting eq. (2.13) in eq. (2.14) and multiplying by Vref we obtain
the useful formula (2.15)
∆Vj =
√√√√ j
(2n)2
(
1 –
j
2n
)
∆R
R
Vref = σ0Vref (2.15)
After having evaluated the variance values ∆Vj for every 0 < j < 2n – 1
it is necessary to pass from a statistical information to deterministic
voltage values. MATLAB supplies functions that generate random num-
bers from a certain pdf. Since the pdf is Gaussian we must specify the
mean value and the variance of the distribution. In this speciVc case the
mean value of the voltage on a node is equal to the ideal value itself (as
if there was no mismatch between resistors). With this method we use
the ideal voltages, Vid(j) and we add a random component ∆Vj to each
value, see eq. (2.16). The random component has been derived from the
technology statistical data, using the random number generation.
Vjsim = Vid(j) + ∆
′Vj (2.16)
Once calculated the Vjsim values it is relatively simple to evaluate DNL
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and INL according to their deVnitions. In a D/A converter each couple
of adjacent codes has output values whose diUerence is one LSB. Every
deviation of the measured step from the ideal one is called diUerential
nonlinearity and can be expressed with the following equation:
DNL(j) =
V(j) – V(j – 1) – ∆
∆
(2.17)
with j = 1, 2, . . . , (2n – 1), where V(j) are the points of output characteris-
tics and ∆ is the amplitude of an ideal step (∆ = Vref/2n = LSB). While
the DNL relies on errors on the amplitude of the steps between two
subsequent input codes, the INL takes into account the whole output
characteristic. In fact it can be calculated as the diUerence between the
measured and the ideal output characteristics, see eq. (2.18).
INL(j) =
V(j) – Vid(j)
∆
(2.18)
In order to give Wexibility to this modelling several MATLAB scripts
have been realized. All of them provide the possibility to choose a lot of
parameters:
- n, the number of bits of the converter;
- ∆R/R, the statistical parameter on resistor mismatch;
- the reference voltage of the string Vref;
- the geometrical dimensions of resistors, W and L.
Besides, it has been implemented a parameter equivalent to the number
of run of a Monte Carlo simulation. It is possible to decide how many
times to recalculate the node voltages from ∆Vj so that we obtain a
pseudo-Monte Carlo. Using this MATLAB model enables the designer
to estimate DNL and INL much faster than with a Monte Carlo (MC)
simulation. In fact a 1000 run MC simulation can take up to an hour to
be performed while a simulation using our proposed high-level model
lasts in the range of tens of seconds. By changing the number of runs
the absolute time spent changes accordingly but the speed gain of our
model vs. a MC simulation is always in the range of one to two orders of
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Figure 2.16: DNL plot with L= 5 µm, W= 4 µm, nr. of runs equal to 30.
magnitude. As example of use we show the results of some simulations
on a single resistive string. The graph of Fig. 2.16 shows the DNL on y
axis and the input codes on x axis. The DAC modelled and simulated in
this example has a 10 bit digital input. The dimensions of resistors are
W= 4 µm and L = 5 µm. From these results we can estimate a maximum
DNL lower than 0.72 LSB. Figure 2.18 shows the evaluated DNL for a
converter (maximum DNL lower than 0.48 LSB) whose resistors have
W = 6 µm and L = 5 µm. The INL has been also evaluated for the same
converters as well. The graphs are shown in Fig. 2.17 and Fig. 2.19. As
we expected, the converter that uses resistors with larger area has better
performances in terms of DNL and INL. To be noted that the reported
simulations refer to the 0.18 µm STMicroelectronics BCD technology
[55] for the statistics of mismatches.
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Figure 2.17: INL plot with L= 5 µm, W= 4 µm, nr. of runs equal to 30.
0 64 128 192 256 320 384 448 512 576 640 704 768 832 896 960 1024
−2
−1.5
−1
−0.5
0
0.5
1
1.5
2
binary input
D
N
L 
(L
SB
)
DNL Plot vs binary input
Areatot = 30720
R = 275.8333Ω
L = 5  W = 6
σ∆ R/R = 0.010954 DNLmax = 0.47891
Figure 2.18: DNL plot with L= 5 µm, W= 6 µm, nr. of runs equal to 30.
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Figure 2.19: INL plot with L= 5 µm, W= 6 µm, nr. of runs equal to 30.
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Figure 2.20: A dual-stage resistor string DAC architecture
2.4.4 Segmented Architectures
When request for the resolution of the converter becomes too high
sometimes it is needed to reduce the complexity of the system. This
simpliVcation can be achieved using multi-stage architectures [56–58].
A multi-stage architecture is depicted in Fig. 2.20.
To fulVll even this kind of request we developed a script that enables
to use the model previously explained. Thus we can estimate INL and
DNL for converters with segmented architectures. We supposed that
the connection between the two strings is ideal, that is no current Wows
in it. The principle of working of the script is similar to the one for
single-stage converter. At Vrst we calculate the Vjsim on the Vrst string
as we saw before. Then we use the voltages at the two nodes of each
resistor of the Vrst stage as reference voltage for the second string. So
we can calculate all the output voltage values of the converter, and
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Figure 2.21: DNL plot with L= 10 µm, W= 2 µm, nr. of runs equal to 10.
using the equations (2.17) and (2.18), the DNL and the INL. This script
provides a parameter to control the number of bits of the Vrst stage and
the second stage independently. In Fig. 2.21 is reported a typical graph
for a dual stage converter, with L = 10 µm, W = 2 µm and a number of
10 runs. Being realized with MATLAB scripts, the proposed high-level
model for resistor-string based VLSI circuits, such as DACs, can be easily
integrated in more complex models used for design space exploration
and architecture deVnition of complex mixed-signal systems-on-chip
using the resistor-string basic blocks. The proposed model is aUected
by some limitations, partially due to the lack of detailed statistical data
on the technology process. In fact we couldn’t consider the eUects of
a linear doping gradient. This problem however can be almost made
negligible using folded string architectures (see Fig. 2.13).
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2.5 Case study: 10 bit resistive string DAC
design
As example of application of the proposed model and design Wow, we
designed a 10 bit DAC in a STMicroelectronics 0.18 µm BCD process.
The DAC is used in an integrated laser projection system [59] that can
be used in high volume applications such as automotive head-up display,
display projection of handheld devices (mobile phones, tablets) and
projection of virtual keyboards.
2.5.1 The µmirror/laser projection system
As we highlighted in previous chapter micromirror devices have be-
come some of the most recognized and useful spatial light modulators
(SLM) and have been successfully implemented in recent years in a
variety of military and commercial systems. Up to the present, laser
display systems based on micromirror arrays, movable gratings [60], and
scanning micromirrors have been demonstrated [61–66]. The scanning
mirror-based laser display system has the advantage of relatively simple
optics, high eXciency, and potentially small form factor. Microscanners
using various actuation mechanisms, including electromagnetic [62, 67],
electrostatic [68], and piezoelectric actuation [69] have been developed
to meet the respective performance requirements for each application.
Despite the requirement for high actuation voltage, the electrostatic
actuation is widely used in the scanner applications due to the simple
structure and fabrication process, and small power consumption. In
general, resonant mode actuation, vacuum packaging, and scan-angle
magnifying mechanism are used to increase the deWection of the electro-
static actuators. Our target micromirror [70] (see Fig. 2.22) is a resonant
actuated two-axis gimbal mounted polysilicon micromirror. For mirror
actuation stacked vertical comb-drives built by two vertically isolated
polysilicon layers are used. The electro-statically actuated double axis
micro-mirror considered in this work is developed within a collabo-
ration between SensorDynamics AG and the Fraunhofer Institute for
49
Chapter 2 High-level modeling of analog-mixed signal IPs
Figure 2.22: The two-dimensional scanning micromirror is electrostatically
driven by stacked vertical comb drives
Silicon Technology (ISIT). It consists in a circular polysilicon mirror
plate covered with aluminum and connected to a gimbal frame by a pair
of polysilicon torsion springs. The two axes operate at two diUerent
resonating frequencies. Many prototypes of this MOEMS micromirror
have been developed operating at diUerent frequencies. The slow axis
frequency, which allows the micromirror to be tilted around x direc-
tion, ranges from 300Hz to 1 kHz, while the fast axis frequency ranges
from 15 kHz to 30 kHz and allows the micromirror to be tilted around y
direction. Thus scanning of all the columns (y direction) and rows (x
direction) of a video display can be obtained with this kind of micromir-
ror. Both axes are actuated by electrostatic stacked vertical comb drives
that consist of a set of moving electrodes and a set of rigid electrodes
suspended over an etched pit. Applying a voltage between the Vxed Vn-
gers (Vxed electrodes) and the movable Vngers (movable electrodes), an
electrostatic torque arises between the two electrodes. Consequently the
movable Vngers rotate around the torsional axis until the Electrostatic
Torque (Te) and the Mechanical restoring Torque (Tm) of the springs
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are equal. The equations describing the micromirror motion are the
following:
Tm = H · α, Te = 0.5 · Nf · V2 ·
dC
dα
, (2.19)
where α is the rotation angle, H is the torsional spring constant, C is the
capacitance between a Vxed Vnger and a movable Vnger which depends
on the angle α, Nf is the number of the Vnger pairs of the comb drives
and V is the voltage applied. Hence at the equilibrium:
Tm = Te ⇒ H · α = 0.5 · Nf · V2 ·
dC
dα
. (2.20)
The speciVc micromirror device we consider in this work has a diameter
of 1.5mm, a fast axis resonance frequency of 30 kHz and a slow axis
resonance frequency of 300Hz. It requires a vacuum package, and
has to be actuated in resonance in order to reach large enough optical
scan angle (twice the mechanical scan angle): about 15 degrees on the
fast axis and 10 degrees on the slow axis to match the VGA standard
requirements in a projection system. Peak-to-peak driving voltages are
up to 20V. The micromirror can be driven according to a raster scan
mode or in Lissajous scan mode. In this structure the Vertical Comb
Drive actuators (VCA) measure 100 µm of length, 6 µm of width and
30 µm of depth, with a pitch of 6 µm between the Vngers. As an example,
Fig. 2.23 shows, for the fast axis of the micromirror prototyped sample,
the obtained optical scan angle as a function of pressure at diUerent
frequencies and using a 15V driving voltage. This graph shows that
at 30 kHz a package able to guarantee a pressure less than 1mbar is
needed to reach the target scan angle of 15 degrees required in VGA-
compliant projection systems. Figure 2.23 also reports the capacitance
between a Vxed and a movable Vnger as a function of the scan angle.
The capacitance of a complete micromirror axis can be up to 100 pF.
In the proposed system for each axis there are three actuators, as showed
in Fig. 2.29: two are represented by the Vxed Vngers bound to the
substrate and one is represented by the movable Vngers connected to
the micromirror. The micromirror can be actuated connecting to the
electrical ground by the movable Vngers and applying out of phase sine
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waves of same amplitude (±v) summed to a constant biasing voltage
Vb to the Vxed Vngers thus forcing two torques T1 and T2. The total
resulting applied torque will be Tetot = T1 – T2. Since in Eq. (2.19) there
is a linear relationship between the electrostatic torque and the square
of the driving voltage signal, then we can write:
Tetot = 0.5 · Nf ·
dC
dα
· (Vb + v)2 – 0.5 · Nf ·
dC
dα
· (Vb – v)2 (2.21)
= 0.5 · Nf ·
dC
dα
· 4Vb · v = K · v. (2.22)
This diUerential driving scheme has 4 main advantages versus a single-
ended solution:
- from Eq. (2.21) there is a linear relationship between the resulting
torque Tetot and the amplitude of the applied diUerential signal
+v/ – v with a sensitivity K that can be regulated through the bias
voltage Vb (K = 0.5 · Nf · dC/dα · 4Vb);
- the gain is twice with respect to a single ended solution;
- the harmonic distortions are reduced thanks to the inherently
symmetry of the circuit;
- the immunity to common mode noise sources is higher. In this
work the constant biasing voltage Vb is Vxed at half of the high
voltage supply, Vddhigh, which is 25 V;
To be noted diUerently from other biasing options considered in [71]
(such as using a non-null constant low-voltage value ζ , diUerent from
Vb, to supply the moveable Vngers) the scheme in Fig. 2.29 simpliVes the
actuation electronics. The proposed driving principle is implemented
by a driving interface, fully integrated in BCD technology, whose archi-
tecture is sketched in Fig. 2.29. It is composed by the analog-input HV
fully diUerential driver presented in [72] together with the DAC whose
design is detailed later in this chapter. Particularly from the MOEMS
transducer driving speciVcation two equal 10 bit DACs have to be used
to generate the V1and V2 stimulating waves that are separately buUered
and ampliVed to the required voltage range by the HV driver.
We chose a folded string architecture to minimize the converter’s area
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Figure 2.23: Results of the micromirror characterization, (a) capacitance as a
function of the optical scan angle, (b) optical scan angle versus
pressure at diUerent frequencies with driving voltage of 15V.
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Figure 2.24: DNL plot with L= 4 µm, W= 3 µm, nr. of runs equal to 30.
and the eUects of gradients. Besides, this architecture guarantees the
monotonicity of the converter. Once decided the architecture, we fo-
cused on the critical issue of sizing the resistors. It was necessary
to consider multiple parameters and to Vnd a trade-oU between: the
minimization of nonlinearities (such as DNL and INL), area and power
consumption. From previous simulations we have seen that is possi-
ble to reduce the mismatch errors using larger area resistors. Thus,
considering the constraints on performances and maximum area we
decided to use polysilicon resistors of about R = 550Ω, with L = 4 µm
and W = 3 µm. Obviously the area occupied by the entire converter
will be much higher than the sum of only resistors’ area because we
must account for dummy structures used to minimize mismatch related
nonlinearities, and the digital control section, constituted of several
decoders and the main switch matrix.
The resistive string is folded and it features 8 rows, each one made of
128 resistors. To address all the nodes of the string starting from a 10
bit digital input it is necessary to use a thermometric decoder. We took
advantage of the folded structure using two decoders (one for the rows,
one for the columns), instead of a unique, larger one (see Fig. 2.27).
The conVguration described, with 8 rows of 128 resistors would require
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Figure 2.25: INL plot with L= 4 µm, W= 3 µm, nr. of runs equal to 30.
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Figure 2.26: Schematic of a 16 resistors block including switches and output
buses.
a 3 – to – 23 decoder to select the row and a 7 – to – 27 decoder to select
the column. However, the design of a 7 – to – 27 decoder is still quite
complex so we decided to take a diUerent approach. To overcome this
issue we used a more Wexible and modular architecture. The pass-gate
switches that access to the string nodes are alternatively disposed on
the two sides of the string physically and they are connected to two
buses, named EVEN and ODD, as shown in Fig. 2.26. In this manner,
even if there are physically 8 rows of resistors, the user sees 16 output
rows. The rows are also divided in blocks of 16 resistors.
The node selection has been obtained using three kinds of decoders.
Assuming b0, b1, . . . b9 as the digital input, where b0 is the Least SigniV-
cant Bit (LSB) and b9 is the Most SigniVcant Bit (MSB), we used b1, . . . b7
to address the columns and b0, b7, b8, b9 to address the rows. Since the
resistors are placed in a folded way each row has to be scanned towards
right and left alternatively. To realize this alternation we used the block
Dec_updown, that receives b7, b6, . . . b1 as input. Depending on the value
of b7 this block enables the scanning of the string in the two directions.
The column decoders have been realized as follows: eight equal 3 – to–8
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Figure 2.27: Detailed block schematic of the designed D/A converter. The modu-
lar structure of the decoders is clearly visible.
decoder (dec_321) and one 3 – to – 8 decoder (dec_1_of_8), as outlined
in Fig. 2.27. Their inputs are generated by the updown block, which
takes as inputs the bits b7, b6, . . . b1. The dec_321 logic drives directly
the columns switches, while the purpose of dec_1_of_8 is to generate
an enabling signal for one of the eight dec_321 decoders. All the digital
logic circuitry has been implemented with the standard cells available
in the technology libraries, to optimize the occupied area.
Finally, the output decoder is used to activate one of the 16 output row
buses. Through bits b7, b8 and b9 this logic block selects one of the
eight EVEN/ODD bus couples, then, using the least signiVcant bit b0
one of the two is connected to the output node. The output voltage
is then used at the input of a buUer (sketched in Fig. 2.28) capable of
providing a very high input impedance so as to not load the voltage
divider, thus performing a voltmetric measurement. The buUer also pro-
vides a low output impedance for properly driving the DAC load. The
initially proposed architecture was based on a folded cascode ampliVer
topology with PMOS diUerential input pair. We chose PMOS transis-
tors for the diUerential pair because we wanted an ampliVer whose
input range extends to the ground rail. Moreover PMOS transistors are
less noisy than NMOS ones. Since the supply voltage is only 1.8 V, we
noticed transistor biasing issues in some corners. The folded branch
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Figure 2.28: BuUer used as output stage of the resistive-string DAC
has 4 mosfet in series, that in typical conditions are correctly biased,
but their bias is hardly depending on process variations. In order to
overcome this issue we modiVed the topology of the circuit as shown
in Fig. 2.28. We maintained the folded structure but we substituted the
cascode current mirror with a simple one. Thus the bias sensitivity on
corners was eliminated but the ampliVer lost some gain. To compensate
this gain loss we added a second gain stage, made by transistors M13
and M14, as depicted in Fig. 2.28. The whole system has been simulated
with an output load of 1 pF, that is the equivalent input capacitance of
the following stage, a high-voltage fully-diUerential driver (see Fig. 2.29).
The sizing of the circuit has followed the design requirements shown in
Table 2.3.
Electrical simulations performed with SPECTRE™ simulator in CA-
DENCE™ environment conVrmed the correct operation of the converter
over all technology corners. The results obtained from simulations after
the design conVrm the estimations of Fig. 2.24 and Fig. 2.25 (i.e. DNL
and INL lower than 1LSB), made with the proposed high-level model.
We performed some Monte Carlo simulations either at transistor-level
with CADENCE, either in MATLAB with the proposed high-level model.
Fig. 2.30(a) and Fig. 2.30(b) report respectively the extracted voltage
value at the mid-string tap with CADENCE and with MATLAB after
57
Chapter 2 High-level modeling of analog-mixed signal IPs
–
+ –
+
HV Driver
10b DAC
 + buffer
10b DAC 
+ buffer
10
10
V2=Vb-vV1=Vb+v
T1 T2
Figure 2.29: Actuation scheme and architecture of the micromirror driving cir-
cuit.
1000 runs. This result shows the potential of our model because we
obtained similar values with the advantage of a simulation time reduced
at least by two orders of magnitude. The simpliVed model does a little
overestimation of the mismatch eUects. This overestimation is in-line
with the aim of the model: to have a fast simulation time but always
keeping a margin of error during the design phase. Measurements
on a chip implementation, in a BCD 0.18 µm technology, conVrm the
validity of the proposed model and of the obtained DNL and INL simu-
lated results. The layout of the converter, shown in Fig. 2.31, measures
550 µm×220 µm for an overall area of 0.121mm2. The power consump-
tion of the DAC with at 1.8 V supply and working at 500 kHz amounts
to roughly 200 µW. Particular care has been taken in the realization of
the layout of resistors and the switch matrix. Dummy structures have
been extensively used to minimize the mismatches coming from non-
uniformities during the fabrication process. As shown in Fig. 2.31 the
area of the DAC is dominated by the resistor string and hence its opti-
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Table 2.3: BuUer design requirements.
temperature working range (◦C) –40÷ 160
supply voltage (V) 1.8± 10%
equivalent input noise (V) < 180 µ
gain-bandwidth product (Hz) > 300 k
Avol0 (dB) > 100
ϕM with CL = 1 pF (°) > 60
slew rate (V µs–1) > 0.34
current absorbed (A) < 70 µ
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Figure 2.30: Histogram of mid-string tap dc voltage after a 1000 run simulation
mization since the early design steps, driven by the proposed high-level
model, is important for a cost-eUective converter design.
Table 2.4 shows a list of DACs recently proposed in the literature with
their main parameters. We can notice that our proposed DAC has
nonlinearities (i.e. INL and DNL) similar to other converters but it has
the advantage of the smallest area occupation and relatively low power
consumption. In this chapter a high-level design approach for resistor
string digital-to-analog converters has been proposed. First, we analyzed
the impact on DNL and INL of the main types of mismatch (linear
gradient and random variations). Then, based on technology process
statistical data, a MATLAB behavioral model has been described. It is
showed that with our methodology it is possible to estimate DNL and
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Figure 2.31: Layout of the converter comprising the decoders and the switch
matrix.
Table 2.4: Comparative table between similar DAC architectures found in litera-
ture
our work [25] [28] [29] [73]
Bit nr. 10 12 10 8 10
Technology 0.18 µm 0.18 µm 0.18 µm 0.18 µm 0.13 µm
Area 0.12mm2 0.72mm2 0.25mm2 N/A 0.18mm2
Power 200 µW 740 µW 540 µW 1mW 0.5mW
(@ 500KSPS) (speed N/A) (speed N/A) (@ 1MSPS) (@ 2MSPS)
INL < 0.7LSB < 0.4LSB < 0.8LSB < 1.6LSB < 2LSB
DNL < 0.87LSB < 0.1LSB < 0.3LSB < 0.12LSB < 0.5LSB
INL faster than with transistor-level simulations. In fact, a conventional
Montecarlo analysis takes one to two orders of magnitude of time more
than a simulation with our model. Finally, as example of application
it was designed a 10 bit DAC for a laser projection system in a 0.18 µm
BCD process, with estimated nonlinearities less than 1LSB (in absolute
value), conVrmed by transistor-level simulations. With respect to state-
of-art resistor-string DACs the proposed converter design case study
stands for its area optimization. Future developments of the high-level
model could concern the extension of the proposed model to R-2R ladder
DACs and the inclusion of linear gradient eUects.
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Integrated voltage references
for automotive applications
As already discussed in Chapter 1 in the last years automotive electron-
ics has become one of the fastest growing markets for semiconductor
industry. Also thanks to the advance in High Voltage (HV) smart power
electronics [30, 55, 74–78] in today’s cars a lot of mechanical systems
have been replaced with electronic ones. The main cause of this expo-
nential growth has to be found in technologies, like the BCD, which
permit to satisfy the increasing demand for System on Chip (SoC) de-
vices that integrate both power/HV electronics and analog/digital signal
processing circuitry. Moreover, automotive grade circuits must feature
robustness to all conditions present in a harsh environment like a car [30,
76]. Firstly it is required the capability to work both with high-voltages
(up to 40V) and low ones (few V), then these circuits must operate
reliably on a large temperature range (see Table 1.1), while located in
a complex vibrational and electromagnetic environment. Particularly,
Bandgap Voltage References (BGR) are essential blocks in many appli-
cations. Their role is to provide a stable voltage over temperature and
supply variations for many blocks such as data converters (ADCs and
DACs), power management, and sensor conditioning circuits. In this
chapter the design of integrated voltage references based on bandgap
principle will be presented. These voltage references are targeted for
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Table 3.1: Analysis of state of the art BGR ICs.
VBG TC Supply Temp PSRR area Tech
(V) (ppm/◦C) (V) (◦C) (dB) (mm2)
[79] 1.265 35 4.5÷5.5 -40 260 N/A 0.3 BCD
[80] 2.5 16.4 6÷18 -15÷85 103 N/A BCD 1.5 µm
[81, 82] 1.24 20 4.5÷5.5 -20÷140 59 0.085 CMOS 0.5 µm
[83] 0÷2.1 100 3÷3.6 -40÷120 80 N/A CMOS 0.35 µm
[84] 1.22 80 12÷25 0÷100 N/A N/A SOI 0.35 µm
[85] 1.23 47 N/A -75÷75 N/A 0.14 CMOS 0.35 µm
[86] 1.09 3 1.5÷3.3 -20÷100 80 0.81 CMOS 0.35 µm
[87] 1.112 10 1.5÷3.3 25÷100 N/A 0.71 CMOS 0.35 µm
an automotive application: an IC for DC motor control and driving. In
particular the motor controls the Exhaust Gas Recirculation (EGR) valve
that is the main part of a Nitrogen Oxides (NOx) emissions reduction
technique used in gasoline and diesel engines. The chip, that combines
four DMOS power transistors in a H-bridge conVguration and the ana-
log/digital circuitry for the driving, is placed near the exhaust manifold
of the engine thus it must operate correctly over the full automotive
grade 0 temperature range (from –40 ◦C to 150 ◦C). Moreover, the BGR
shall generate precise voltage references (1.2 V) directly starting from
the unregulated battery supply considering a variation range of one
order of magnitude, e.g. from roughly 4V to 40V. In this chapter the
principle of operation and the circuit architecture will be initially dis-
cussed. Then the explored architectures will be presented together with
the characterization, layout realization in 0.25 µm BCD technology, and
the performance analysis of the new bandgap references.
3.1 Bandgap references
A temperature independent voltage reference can be obtained by adding
a voltage that increases with temperature, i.e. has Proportional To
Absolute Temperature (PTAT) dependence, to a voltage that decreases
linearly with temperature, i.e. has Complementary-to-Absolute Temper-
ature (CTAT) dependence, as schematized in Fig. 3.1.
The diode voltage drop across the base-emitter junction (VBE) of a Bipo-
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T
Figure 3.1: Bandgap principle schematic
lar Junction Transistor (BJT) acts as TC < 0 voltage while a Proportional-
To-Absolute-Temperature (PTAT) source is obtained from the diUerence
of VBE of two diodes mounted BJTs equally polarized. There will be a
temperature value for which the temperature dependence of the output
voltage is negligible. Based on such principle a multitude of designs
have been proposed. Table 3.1 gathers a selection of bandgap based
ICs proposed in literature. Performances summarized include output
bandgap voltage (VBG), temperature coeXcient TC, supported range for
voltage supply and temperature, PSRR, area. DiUerently from state-of-
art BGR ICs reported in Table 3.1, limited to 25 V, the proposed designs
can work with supply voltage levels up to 40 V. As typical in automotive
ICs, technology nodes below 180 nm are not used while CMOS SOI and
BCD technologies are exploited to face harsh environment requirements,
but SOI based ICs are more expensive than BCD. To increase perfor-
mance in terms of PSRR, noise immunity and Line Regulation (LR), and
to directly face HV external levels, novel architectures with pseudo
regulation of supply voltage or with pre-regulation of bias current have
been embedded in diUerent BRG IC designs.
3.2 BGR1: pseudo regulated supply rail
In the Vrst proposed solution we adopted an achitecture featuring a
circuitry able to generate a pseudo-regulated internal supply rail. The
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Figure 3.2: Architecture of the proposed BGR circuit
block schematic of the proposed BGR is shown in Fig. 3.2. The structure
is made of the following parts: a pseudo-regulator block that is the part
of the BGR directly connected to a HV supply with large variations
(4.5 V to 40V), a bandgap core with its feedback loop opamp and startup
circuitry, and Vnally an output voltage buUer stage. The implementation
of the circuit that pseudo-regulates VBATT voltage is shown in Fig. 3.3.
The internal VREG node can be seen as a pseudo-regulated supply rail
for the bandgap core. In fact bandgap core circuitry is not directly
connected to the battery voltage but to this pre-regulated rail. To be
compliant with the usual voltage levels presented by a car’s battery
the whole circuitry can withstand large supply variations (between
4.5 V and 40V) still keeping the pseudo-regulated output in a range that
permits the correct operation of the BGR core. This is a distinguishing
feature of the proposed BGR vs. state-of-art ICs listed in Table 3.1.
Assuming that all transistors in the circuit of Fig. 3.3 operate correctly in
saturation region, the output voltage, taken at the drain terminal of M20
is given by the sum of the VGS voltages of the three cascaded transistors
M17-M18-M19. As result the VREG output voltage is about 3.8 V with
12V nominal supply voltage. Thanks to this topology, with a resistor
instead of a nmos in the lower right branch of the mirror, it is possible
to obtain a quite constant current in M14-M13-R branch and a stable
VREG voltage when VBATT varies between 4.5 V and 40V. To validate
the eUectiveness of this solution electrical simulations where performed.
A result comparison between the implemented schematic (Fig. 3.4(a))
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R
R
Figure 3.3: Pseudo-regulator schematic
and a full-cascode topology (Fig. 3.4(b)) is shown in Fig. 3.5. Whereas
current I2 value can be written as:
I2 =
VBATT – 2VGS
R
(3.1)
current I1 is set by the relationship
I1 =
VGS
R2
(3.2)
where VGS is the gate-source voltage of M11. In the Vrst case the current
is highly dependent of VBATT voltage (see Fig. 3.5, “standard” curve).
In the latter one the current does not depend directly by VBATT; the
current is more constant thanks to the quadratic relationship existing be-
tween the drain current and gate-source voltage of M11 (ID = (VGS–Vt)2).
That means if the ID of M11 changes (by variation of VBATT), its VGS
follows a square-root law. Another signiVcant characteristic is the use
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Figure 3.4: Implemented topology (a) and standard cascode mirror topology (b)
.
of three diode-mount cascaded transistors -M17-M18-M19- (Fig. 3.6(a))
instead of a resistor (Fig. 3.6(b)). If the MOS operate in the saturation
region, the Vx voltage is given by the sum of the three VGS whose
relationship with bias current is the same quadratic one seen before.
This this allows a futher stabilization of the output voltage. Fig. 3.7
shows the simulation result of a comparison between the implemented
architecture and an alternative topology which uses a resistor instead
M17-M18-M19.
Moreover, HV MOS transistors are used only in this pseudo-regulator
sub-block thus easing the BGR layout design, its integration as a hard
macro in complex SoC for automotive applications, and the achievement
of a BGR with compact area.
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Figure 3.7: Voltage at node Vx for topology A (modiVed) and B (standard) vs.
battery voltage sweep
3.2.1 Bandgap core circuit
As a consequence of the pseudo-regulator design choices the devices
used for bandgap core are only low voltage ones. Since HV devices
are usually larger structures, then this solution aims to a lower area
occupation. Figure 3.8 shows the schematic of the bandgap core plus the
startup circuitry. The PTAT block in Fig. 3.8 is made by the two branches
with diode mounted bipolar transistors Q1 and Q2. The loop made by the
operational ampliVer and the n-type MOS forces the bias points of the
bipolar transistors so that the current in the two branches is equal. Then
the current is mirrored to another resistor-BJT branch, thus obtaining a
bandgap voltage, as showed in Eq. 5. The operational ampliVer used in
the bandgap loop, whose schematic is sketched in Fig. 3.9 is a two-stage
Miller type with pmos input pair. No strict requirements were followed
for this opamp (e.g. it has a small bandwidth since it works with almost
DC signals) except for stability (gain and phase margins). With reference
to Fig. 3.8 we can write the equation for the loop constituted by Q1-Q2-
M3-M4-R1. Thanks to the negative feedback the source voltages of M3
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Figure 3.8: Bandgap core and startup schematic
and M4 can be considered equal (discarding the opamp input oUset),
thus writing:
VS3 – R1IR1 – VEB2 = VS4 – VEB1 (3.3)
Since VS3 = VS4 then we can derive the expression for the current:
VEB1 – VEB2
R1
=
∆VEB
R1
(3.4)
From well known results present in literature [88, 89], if the two bipolars
operate at diUerent current densities then the diUerence between emitter-
base voltages is proportional to the absolute temperature (PTAT). The
currents Wowing in the two branches are both mirrored with a ratio n
(equal to 1.4), summed and steered to the branch made up by R2 and Q3.
The output voltage is:
VBG = VEB3 + n ·
R2
R1
·∆VEB (3.5)
Thus the output reference voltage is constituted by a TC<0 component
(VEB3 ) and a TC>0 one (∆VEB).
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3.2.2 Startup circuitry
Bandgap circuit have an additional stable operating point, which is when
all currents are zero is zero. A startup circuit is required to prevent
them from settling in this undesired state. A startup circuit ensures a
nonzero current state by sourcing or sinking a minute amount of current
to or from the current generator. This startup current is then fed into a
low-impedance node. The startup current is normally signiVcantly low
and therefore does not need to be precisely controlled. Moreover, it can
Wow continuously or only when the circuit approaches its zero-current
state. The startup circuitry used in our design is depicted in Figs. 3.8
and 3.9 and it is made by transistors from M5 to M9. At power-up
when VREG rises a current starts to Wow in the mirror made by M5-M6.
The value of the current is about (VREG – VGS6)/R. Then the current is
divided by 4 and again by 10 thanks to the ratio of mirrors M6-M5, and
M7-M8-M9. This small current is injected into the regulation loop to
force starting the BGR. During normal operation the startup circuitry
does not inWuence accuracy therefore it is not disabled. Since the startup
current is not turned oU during normal operation it is necessary to inject
it in two separate arms so as to not unbalance the bandgap branches.
During pre- and post-layout simulations the startup circuit behavior
and the BGR operating point have been checked over all PVT (Process
Voltage Temperature) corners, verifying the correct startup sequence in
each case.
The reference voltage VBG is then buUered to permit good interfacing
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with other blocks (e.g. voltage regulator and the power management
circuit). To this aim, we designed a voltage buUer so as to not load the
bandgap output stage, therefore performing a voltmetric measurement,
with a low output impedance for properly driving the following stages.
The architecture of the ampliVer is a dual stage Miller type (see Fig. 3.8).
Gain and phase margins of the buUer (stability analysis) have been
checked over all PVT corners. Post-layout performances in typical
conditions are: phase margin of 79 deg, gain margin of 39 dB, DC gain
of 79.7 dB, gain-bandwidth product of 2.41MHz and output impedence
of about 35Ω in a bandwidth from DC to 20 kHz. The stability of
bandgap core loop opamp has been also checked my means of electrical
simulations.
3.2.3 BGR layout design
The proposed BGR was simulated pre- and post-layout with SPECTRE
simulator in CADENCE environment using BSIM3v3 device models. DC
and transient simulations have been performed to check the correct
bias of all devices, the correct value of the output voltage and power
consumption. AC simulations over all PVT corners have been performed
to check the stability of the feedback loop of the bandgap core and of
the output buUer. During layout design in the TSMC 0.25 µm BCD
technology we used common centroid layout and dummy structures.
Thanks to the use of pseudo-regulator circuit we lowered the count
of HV devices therefore keeping a small area occupation. In fact the
complete voltage reference circuit (Fig. 3.10) measures only 200 µm x
450 µm for a total area of about 0.09mm2.
3.2.4 BGR characterization
As result of post-layout characterization in the 0.25 µm BCD technology
the proposed BGR gives an output voltage of 1.2 V in typical conditions
(27 ◦C, 12 V battery voltage). The pseudo-regulator is rated for supply
voltages from 4.5 V to 40V. To validate the behavior of this circuit
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Figure 3.10: Layout of the BGR circuit.
several DC sweep tests over PVT corners have been performed. A
typical condition result is showed in Fig. 3.11. When the supply changes
from about 5 V to 40V the variation of output voltage remains within
200mV (3.6 V ÷ 3.8 V). Therefore the line regulation, deVned as the
variation of output divided the variation of input is about 5mV/volt and
beneVts from the use of the pseudo-regulator.
LR =
VREG|VBATTmax – VREG|VBATTmin
VBATTmax – VBATTmin
(3.6)
When the VBATT goes down to 4V the VREG decreases of about
800mV (VREG value becomes approximately 2.8 V). In this range the
pseudo-regulator starts to degrade its performances, but still keeping
the bandgap correct operation. Thanks to the use of the integrated
pseudo regulator the variation when the supply changes from 5V to
40V is almost negligible.
The temperature drift of VBG over the full temperature range has been
evaluated by means of temperature sweep tests while keeping Vbatt
at its nominal value of 12 V. The results of this analysis are plotted in
Fig. 3.12; the resulting temperature drift is in the range of a hundred
of ppm/◦C.
Figures 3.14(a) and 3.14(b) show the results of a 1000 run mismatch
72
3.2 BGR1: pseudo regulated supply rail
4 8 1 2 1 6 2 0 2 4 2 8 3 2 3 6 4 02 . 6
2 . 8
3 . 0
3 . 2
3 . 4
3 . 6
3 . 8
 
 
 V R E GVR
EG
 (V)
V B A T T  ( V )
4 8 1 2 1 6 2 0 2 4 2 8 3 2 3 6 4 01 . 2 0 6
1 . 2 0 9
1 . 2 1 2
1 . 2 1 5
1 . 2 1 8
1 . 2 2 1
 
 
 V B GV BG
 (V)
V B A T T  ( V )
Figure 3.11: Bandgap voltage (VBG) versus battery voltage variation (top). In-
ternal regulated supply (VREG) vs. battery voltage variation. Line
regulation has been evaluated from this analysis.
Monte Carlo analysis at room temperature and nominal supply voltage
(12 V). In particular these histograms show the spread of VBG and the
behavior of Phase and Gain Margin of the bandgap operational ampliVer.
From those simulations we could estimate the statistical distribution
of VBG which has a standard deviation (stdev) of about 100mV vs.
the mean value (mean). The results of Fig. 3.14(b) in terms of Phase
and Gain Margins conVrm that the bandgap opamp doesn’t present
stability issues. To achieve a high-performance voltage reference it is
mandatory to pay attention to some important parameters such as the
PSRR, beside the already cited line regulation, and temperature drift
coeXcient. Thanks to the pseudo-regulator circuit that isolates the
VBATT rail from the bandgap core we signiVcantly improved the PSRR.
By means of AC analysis over all PVT corners we evaluated the PSRR
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Figure 3.12: Bandgap voltage over temperature variation.
Table 3.2: Summary of main parameters of the BGR IC.
Value
parameter min typ max unit
supply voltage 4.5 12 40 V
bandgap output voltage – 1.21 – V
VBG temperature drift – 110 – ppm/◦C
VREG power supply drift – 5 – mV/V
PSRR 30 100 – dB
power consumption – 545 – µA
value in the min-typ-max conditions. As can be seen in Fig. 3.13(a)
the PSRR of the proposed BGR is about 100 dB at 100Hz in the typical
corner. Figure 3.13(b) shows instead the power supply rejection ratio
related to disturbs injected through the substrate (NSRR). This parameter
has been evaluated to see disturbs both on VREG (Fig. 3.13(b), bottom)
and VBG (Fig. 3.13(b), top) nodes. Table 3.2 reports the main electrical
characteristics of the proposed BGR: operating external supply voltage,
bandgap output voltage, bandgap output voltage temperature drift and
power supply drift, PSRR, and current consumption.
Comparing the results achieved for the proposed BGR architecture vs.
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Figure 3.14: Results of Monte Carlo analysis
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the state of the art in Table 3.1 these considerations can be done:
a) the proposed IC sustains HV supply, up to 40V, and with large
variations, a factor 10 from roughly 4 V to max 40V, while other
ICs are limited to 25 V and to a factor 2-3 of variation;
b) PSRR is comparable to the best performance [79, 80] of state-of-
the-art BGR ICs;
c) the area is minimized vs. the state-of-the-art since HV MOS
devices are used only in the pseudo-regulator block;
This new bandgap reference architecture, capable to withstand HV and
wide supply variations in harsh automotive scenarios, has been designed
and fully characterized in TSMC BCD 0.25 µm technology. A pseudo-
regulator circuit is integrated on-chip to provide a more stable internal
supply voltage for the bandgap core. With this solution an internal
VREG of about 4 V, with a line regulation of few mV/volt vs. external
supply variations is provided to the bandgap core. The BGR generates a
voltage of 1.2 V. HV MOS are used only in the pseudo-regulator block
thus allowing the design of a compact BGR, 0.9mm2 area in 0.25 µm
BCD technology. Thanks to the pseudo-regulator a power-supply re-
jection ratio of roughly 100 dB is achieved in typical conditions. The
temperature drift coeXcient of VBG is limited to hundreds of ppm/◦C, a
good trade oU value if we consider that the BGR must operate correctly
with supply variations from 4V to 40V.
3.3 BGR 2: pre-regulation of bias current
In this section a slightly diUerent approach to the pseudo-regulation will
be described. A novel achitecture of pre-regulation circuitry has been
embedded in another BGR macrocell able to withstand a wide range of
HV input levels. DiUerently from the previously described topology,
this version features a pre-regulation circuitry for the bias current so
as to increase performance in terms of PSRR and noise immunity. The
implementation of this second pre-regulator circuit is shown in Fig. 3.16
while Fig. 3.15 shows its integration within the whole HV BGR unit.
The circuit, as the other described in section 3.2 can withstand large
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supply variations (5 V to 40V) still keeping the pseudo-regulated output
in a range that permits the correct operation of the bandgap core.
Circuits sketched in Fig. 3.16 show a simpliVed version of the imple-
mented architecture, to easily understand the principle of operation.
Thanks to this topology, with resistors instead of nmos in the lower
right branches of the mirror, it is possible to obtain a quite constant
current in M13-M12-M7-M6-R3 branch when VBATT varies between
5V and 40V. We assume that all transistors in the circuit of Fig. 3.16
operate in saturation. Referring to the rightmost schematic of Fig. 3.16,
whereas current I can be written as:
I =
VBATT – 3VGS
R1
, (3.7)
current I of the rightmost schematic of Fig. 3.16 is set by the relationship
I =
VGS
R3
, (3.8)
where VGS is the gate-source voltage of M1. In the Vrst case B the
current is highly dependent on VBATT voltage (see Fig. 3.17, “standard”
curve). In the proposed case A (“modiVed” curve in Fig. 3.17) the current
does not depend directly on VBATT; the current is more constant thanks
to the quadratic relationship existing between the drain current and
the gate-source voltage of M1: ID ∝ (VGS – Vt)2. It means that if the ID
of M1 changes (by variation of VBATT), its VGS follows a square-root
law. To validate the eUectiveness of this solution electrical simulations
where performed. A VBG result comparison between the proposed
schematic (Fig. 3.16-A) and the circuit of Fig. 3.16-B, when integrated
in the whole HV BGR circuit, is shown in Fig. 3.18. Thanks to the new
pseudo-regulator the bandgap voltage is more stable over the full battery
range.
3.3.1 Bandgap core circuit
Fig. 3.15 shows the schematic of the whole HV bandgap core. The PTAT
block in Fig. 3.15 is made by the two branches with diode-connected
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Figure 3.15: Complete schematic of HV bandgap reference, the 1.22V VBG output
and the ibias current are used as reference for the service regulator
in Fig. 3.19.
bipolar transistors Q1 and Q2. The loop made by transistors from M16
to M23 forces the bias points of the BJTs so that the current in the two
branches is equal. Then the current is mirrored to another resistor-BJT
branch, thus obtaining a bandgap voltage, as shown in Eq. (3.11).
With reference to Fig. 3.15 the equation for the loop constituted by
Q1-Q2-M22-M23-R4 is:
VS22 – R4I – VEB1 = VS23 – VEB2 (3.9)
Since VS23 = VS22 (the source voltages can be considered equal, having
M22 and M23 the same current imposed by the M16-M17-M18-M19
cascode mirror, the same W and L sizing and the same gate node), then
the expression for the current is:
I =
VEB2 – VEB1
R4
=
∆VEB
R4
(3.10)
From well known results in literature [90], if the two bipolars operate
at diUerent current densities then the diUerence between emitter-base
voltages is proportional to the absolute temperature (PTAT). The cur-
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Figure 3.16: Proposed topology (left - A) and standard cascode mirror one (right-
B).
rents Wowing in the Vrst branch is mirrored with a ratio n, and steered
to the branch made up by R5 and Q3. The output voltage is:
VBG = VEB3 + n · I · R5 = VEB3 + n ·
R2
R1
·∆VEB (3.11)
Thus the output reference voltage is constituted by a TC<0 component
(VEB3 ) and a TC>0 one (∆VEB).
3.3.2 Startup circuitry
Bandgap circuits can have more than one stable operating point. To
ensure the bandgap settles on the correct operating point a start-up
circuit is needed. The same transistors (M1 to M14) that provide a stable
bias to the BGR core (see Fig. 3.15) work also as start-up circuitry. At
power-up when VBATT rises a current starts to Wow in the BGR core.
The start-up circuit and the BGR operating point have been checked over
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Figure 3.17: Performance comparison between topologies A and B. The plot shows
the behavior of current I versus battery voltage sweep.
all PVT (Process Voltage Temperature) corners, verifying the correct
start-up sequence in each case.
3.3.3 Service regulator
A linear regulator (whose schematic is sketched in Fig. 3.19) is also
integrated on-chip. It provides a stable internal supply voltage Vout_reg
centered on about 3.7 V, required by the automotive DC motor control
ASIC. This regulator, as well as for the HV bandgap in Fig. 3.16, can work
with battery voltages ranging from 5V up to 40V. The integrated service
regulator in Fig. 3.19 features pmos pass transistors, output voltage
sensing through the R5-R6 partition and negative control feedback with
an error ampliVer using the output VBG of Fig. 3.16 as reference. Since
the current provided by the linear regulator to its load is low, about
0.3mA, there are no power dissipation issues.
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3.3.4 BGR characterization
The proposed BGR was simulated with SPECTRE™ simulator in CA-
DENCE™ environment using BSIM3v3 device models. DC and transient
simulations have been performed to check the correct bias of all devices,
the correct value of the output voltage and power consumption. During
layout design in the TSMC 0.25 µm BCD technology we used common
centroid layout and dummy structures. The complete voltage reference
circuit (Figs. 3.15 and 3.19) measures only 263 µm x 448 µm for a total
area of about 0.118mm2.
As result of characterization in the 0.25 µm BCD technology the pro-
posed voltage reference gives a HV VBG and a Vout_reg output voltages
of 1.22 V and 3.68 V respectively, in typical conditions (room tempera-
ture, 12 V battery voltage). The BGR is rated for supply voltages from
5V to 40V. To validate the behavior of the circuits several DC sweep
tests of battery voltage over PVT corners have been performed. A typi-
cal condition result is shown in Fig. 3.20.
When the supply changes from 5V to 40V the variation of the output
voltage remains within 100mV (from 3.65 V to 3.75 V) for Vout_reg and
within 20mV (approximately from 1.21 V to 1.23 V) for VBG.
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Figure 3.19: Service regulator schematic.
The line regulation, deVned in Eq. (3.6) as the variation of output di-
vided the variation of input, is about 2.5mV/V (0.25%) for Vout_reg and
0.8mV/V (0.08%) for VBG. Thanks to the use of the integrated pseudo
regulator the variation when the supply changes from 5V to 40V is
limited. The temperature drift of VBG and Vout_reg over the full tem-
perature range (from –40 ◦C to 150 ◦C) have been evaluated by means
of temperature sweep simulations keeping VBATT at its nominal value
(12 V). The results of this analysis are plotted in Fig. 3.21; the tempera-
ture drift is less than 150 ppm/◦C.
A 300 run process and mismatch Monte Carlo analysis at room temper-
ature and nominal supply voltage (12 V) has been carried out. From this
simulation we could estimate the statistical distribution of VBG which
has a standard deviation (stdev) of about 16mV and a mean value of
about 1.22 V.
To obtain a high-performance voltage reference it is mandatory to pay
attention to some important parameters such as the PSRR, beside the
line regulation, and temperature coeXcient. By means of AC analysis
over all PVT corners we evaluated the PSRR value in the min-typ-max
conditions. As can be seen in Fig. 3.22(a) the PSRR of the proposed BGR
is higher than 60 dB at 100Hz in the typical corner. Fig. 3.22(b) shows
instead the power supply rejection ratio related to disturbs injected
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Figure 3.20: Variation of VBG and Vout_reg vs. VBATT.
through the substrate (NSRR - Negative-power Supply Rejection Ratio).
Table 3.4 reports the main electrical characteristics of the proposed BGR:
operating external supply voltage, bandgap output voltage, temperature
drift and power supply drift, PSRR/NSRR, and total current consumption.
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Figure 3.22: Power-supply rejection (negative and positive) of VBG voltage in typ,
best and worst cases.
.
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3.3.5 Experimental results
The designed curvature-compensated BGR was fabricated in a 0.25 µm
BCD technology. Careful layout has been implemented to minimize
devices’ mismatch. Fig. 3.24 shows the die photo of the BGR circuit
with bonding pads. The size of the prototype BGR is 448 µm x 263 µm
(0.118mm2). The package used for this ASIC is a QFN with exposed die
pad (where the bottom die pad is exposed outside the mold compound, to
improve package thermal performance). The measurement of VBG and
Vout_reg voltages at room temperature for about 150 samples has been
carried out. We measured a standard deviation (stdev) of about 22mV
around a mean value of about 1.21 V for VBG; µ = 3.68 V and σ = 67mV
for Vout_reg. Temperature chamber sweep tests (from –40 ◦C to 150 ◦C)
on few samples (see Fig. 12) show a behavior in-line with simulation
results in Fig. 3.23: the maximum variation between VBG measured at
hot (150 ◦C) and cold (–40 ◦C) is less than 3% of room temperature value.
Temperature coeXcient has been also measured (Table 3.3). Comparing
the performance of the proposed BGR (post-layout simulations and
experimental measurements) vs. the state of the art shown in Table 3.1
the following considerations can be done:
i) the proposed circuit sustains HV supply, up to 40V, and with
large variations, roughly a factor 10 from 5V to 40V, while other
ICs are limited to 25 V and to a factor 2-3 of variation;
ii) PSRR/NSRR are comparable to the best performance of state-of-
the-art BGR ICs;
iii) the area is minimized since HV MOS count has been kept low;
A BGR architecture for an automotive application, capable to withstand
HV and wide supply variations in harsh scenarios, has been designed
and characterized in TSMC BCD 0.25 µm technology by means of both
Table 3.3: Measured temperature coeXcient (TC) for Vve IC samples.
Sample #1 #2 #3 #4 #5
Temperature coeXcient (ppm/◦C) 79.3 85.6 86.9 120.9 118.6
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Figure 3.23: Measurement of VBG value over full temperature range for Vve
diUerent IC samples. For each sample the diUerence between VBG
voltage @ cold T and @ hot T has been evaluated and reported in
the lower left label.
Table 3.4: Summary of main parameters of the BGR IC.
Value
parameter min typ max unit
supply voltage 5 12 40 V
bandgap output voltage – 1.22 – V
regulated output voltage – 3.68 – V
VBG temperature drift – 110 – ppm/◦C
VREG power supply drift – 2.48 – mV/V
VBG PSRR @ 100Hz 52 61 – dB
VBG NSRR @ 100Hz 58 90 – dB
Vout_reg PSRR @ 100Hz 44 52 – dB
Vout_reg NSRR @ 100Hz 48 80 – dB
power consumption – 233 – µA
post-layout simulations and measurements on about 150 fabricated IC
samples. A service regulator that uses the 1.22 V VBG as reference is
integrated together with the bandgap voltage reference to provide a
further 3.7 V stabilized internal supply voltage. High voltage MOS count
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Bandgap + 
service reg
Figure 3.24: Microphotograph of the fabricated ASIC, BGR highlighted.
has been kept low allowing the design of a compact BGR, with an area
equal to 0.118mm2. Thanks to the adoption of the pseudo-regulation of
BGR bias current good PSRR and NSRR results are also achieved. The
temperature coeXcient of VBG is less than 120 ppm/◦C on measured
samples, a good trade oU value if we consider that the BGR must operate
correctly with supply variations from 5V to 40V and on the automotive
grade 0 temperature range, while state-of-art BGR ICs are limited to
25V and to a factor 2-3 of variation. The supported temperature range
on which experimental measures have been done is from –40 ◦C to
150 ◦C. In this chapter we explored a couple of novel architectures
for high voltage bandgap references suited for a speciVc automotive
application. Due to stringent requirements of the application (such
as wide supply and operative temperature range) several techniques
to improve performances have been exploited. Experimental results
coming from the latest implementation prove the eUectiveness of the
idea, compared to other solutions found in literature.
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A Wexible analog driver
in CMOS 0.18 µm technology
Nowadays automotive electronic systems are becoming more and more
complex and characterized by electronic distributed systems. As high-
lighted in Chapter 1 onboard sensor systems for many automotive
applications (in powertrain, chassis and safety and infotainment sectors)
often require analog signals to read from sensors and drive actuators.
For example, in dashboards there can be several electrical actuators like
relays, motors or LED lights. Dashboard LED lights are often driven by
N or P MOS transistors used as switches at frequencies from hundreds
of Hz to several kHz. Such systems must withstand supply voltages
up to 40V and can draw currents of several amperes. In addition it
is mandatory to design reusable and Wexible analog/mixed-signal IPs
that can also exploit modern SoC’s digital features (like digital signal
processing) to fulVll tough constraints such as short time to market and
constantly increasing performances. Since in all cars Electronic Control
Units (ECU) are inherently digital systems, having an integrated D/A
conversion unit with actuation stage all together is an added value. In
this chapter we’ll explore the design and realization of a Wexible class AB
operational ampliVer (analog driver) capable to drive an external output
stage made by a discrete transistor in common source conVguration.
The architecture of the ampliVer is based on the folded cascode topology.
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The analog driver input signal comes from a 10 bit digital-to-analog
converter, driven by a microcontroller integrated in the ASIC digital
circuitry. The ASIC is a sensor acquisition platform for an APM (Ac-
celerator Pedal Module) automotive application. The system is able to
detect the position of the accelerator pedal of a vehicle exploiting an
inductive proximity sensor based on a discrete coil and on Eddy Current
Killed Oscillator (ECKO) principle.
The asic therefore integrates an LC Colpitts oscillator as part of the
front-end of the inductive proximity sensor and the related acquisi-
tion and signal conditioning chain up to a 16 bit ∆-Σ A/D converter.
Moreover there are other two fully-diUerential acquisition/conditioning
chains followed by their related ∆-Σ converters for interfacing with
wheatstone bridge-like conVguration sensors (such as AMR, GMR and
piezoresistors, etc.). The digital core of the asic is constituted by an 8051
CPU together with a FLASH and an EEPROM memory banks plus an
SPI interface. As output actuation circuitry the asic features the two
aforementioned analog drivers and two PWM drivers.
The analog driver is designed to work with an external inverting stage.
In order to close the analog driver in negative feedback loop, the ex-
ternal inverting stage output must be connected to the positive input
of the operational ampliVer exploiting an external voltage divider. For
improved Wexibility the ampliVer features a doubled complementary
output stage meaning that the external inverting stage can be realized
either with an n-MOS plus a pull-up resistor or with a p-MOS plus a
pull-down resistor depending on the application’s needs. The IP also
sports a set of diagnostic circuitry able to detect short circuits of the
external inverting stage with ground and supply nodes. Moreover it
has been integrated a circuitry dedicated to boost the slew rate of the
operational ampliVer when a fast high-swing operation occurs without
impacting on DC current budget. The slew rate enhancement and the
threshold value that triggers the slew rate boost are also conVgurable
to fulVll application’s requirement. Keeping in mind tough constraints
such as short time to market and constantly increasing performances
another added value is the possibility to have digitally programmable
mixed-signal macrocells. We can decide the type of load to drive (PMOS
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or NMOS) and trim the slew-boosting eUect to Vnd a trade-oU between
current consumption and performances. SpeciVcations for automotive
systems are generally strict but there are also divisions in classes for
diUerent end-market applications. Our proposed system is passenger
compartment related. That means thermal requirements are lower than
under-the-hood applications, in this particular case AEC-Q100 grade
3 requirements, that is temperature ranging from –40 ◦C to 85 ◦C [91].
Nevertheless security requirements push the need to have on-chip in-
tegrated autodiagnostics such as short-circuit fault detections. The
proposed circuit has been integrated in TMSC 0.18 µm CMOS technol-
ogy. Laboratory measurement results performed on samples prove the
eUectiveness of the proposed circuit.
4.1 Architecture description
The concept of Wexible driver relies both on the fact that there is a
high level of analog programmability through digital circuitry and the
possibility to generate arbitrary waveforms from the coupling of a
smart digital section plus D/A conversion. Figure 4.1 shows the general
architecture of the system and the block level schematic of the proposed
ampliVer. While the digital part is made of an integrated microcontroller
(e.g. 8051) and the D/A converter is a 10 bit R-2R ladder resistive
digital-to-analog converter, the rest of the circuitry is constituted by the
ampliVer and an external output stage.
The ampliVer is a class AB one, which is able to interface PMOS or
NMOS output devices and it features slew-rate boosting and short circuit
diagnostic circuitry. All short-circuit related signals are converted to
digital signals and are handled by the microcontroller in the digital
section of the asic. Slew-rate boosting is based on on/oU technique and
allows to drive highly capacitive loads without losing switching speed.
For greater Wexibility the whole ampliVer has been designed to interface
an inverting output stage that can be made by both PMOS or NMOS
devices, depending on end-user request.
The architecture of the core ampliVer is constituted by a three stage
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Input stage
Slew rate boost 
circuitry
Double output 
stage
External output 
stage (N or P)
Error Detection Unit
Short detection circuitry
Digital part
Amplifier
R2R 
DAC
External output 
stage (N or P)
Figure 4.1: Block schematic of the described architecture (top). Bottom diagram
is a detailed view of the ampliVer architecture .
design. The schematic of the ampliVer is sketched in Fig. 4.2. Input stage
is made by a PMOS pair with resistive loads in order to have large input
dynamic toward the negative supply rail (GND). Second ampliVcation
stage is based on folded cascode topology. Its architecture has been
designed in order to interface both a P or N MOS external stages. Bias
current used to supply the entire ampliVer comes from a dedicated block
in the asic that generates from a bandgap reference the bias currents
for all blocks. Slew rate enhancement circuitry (explained in detail in
the following paragraph) is present in two complementary topologies
to work for both kinds of output external stage. The analog driver is
designed to interface an external inverting stage. In our case study
we analyzed the solution with an N type transistor, using the IRML
2803, a power mosfet capable of a VDSS=30V, ID=1.2 A @25 ◦C and a
RON=0.25Ω.
In order to close the analog driver in negative feedback loop, the exter-
nal inverting stage output must be connected to the positive input of
the operational ampliVer exploiting a voltage divider.
To validate the behavior of this circuit the proposed ampliVer was simu-
lated pre and post-layout with SPECTRE™ simulator in CADENCE™
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Table 4.1: Summary of main parameters of the operational ampliVer.
Value
parameter min typ max unit
open loop gain 103 140 146 dB
phase margin 63 – – Deg
gain margin 18 – – dB
-3dB bandwidth 11 – – kHz
current budget – 500 – µA
rms noise at output node @ 0.1–100 Hz – 48 110 µV
time delay of a sine wave @ 100Hz – 90 25 µs
THD: sinewave @ 100Hz -55 52 – dB
THD: sinewave @ 15.6Hz -73 80 – dB
environment using BSIM3v3 device models. DC and transient simula-
tions have been performed to check the correct bias of all devices, and
dynamic performances. AC simulations over all PVT corners have been
performed to check the stability of the driver with both types of output
MOS. Table 4.1 gathers data from electrical simulations.
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Figure 4.2: Complete schematic of the operational ampliVer. Three diUerent
sections highlighted.
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Figure 4.3: EUect of slew-rate enhancement when a fast transition occurs. As
result the settling time is decreased approximately by one third.
4.1.1 Slew rate boost circuitry
For some applications the opamp drives large capacitive loads, e.g. in
our system the discrete power transistor has an input capacitance of
85 pF; in addition the Miller compensation capacitor adds an additional
load of 250 pF. In order to retain good dynamic performances without
impacting on power consumption but keeping a low quiescent current
we implemented a slew-rate boost technique. For few slew rate enhance-
ment techniques have been addressed in literature. Main part of the
presented methods are based on the diagram of Fig. 4.4 where an auxil-
iary circuitry that monitoring input pins manages slew boost [92, 93].
Other approaches are based instead on the monitoring and comparison
of the tail current in the input pair [94, 95]: when the slew condition
occurs it means that in one of the input branches the current tends to
go to zero, then the auxiliary circuit sinks/sources an additional current
in the output node.
In our proposed topology, diUerently from all other aforementioned
approaches we make the comparison between a current mirrored from
the second stage of the opamp and a trimmable current source. The
circuit is sketched in Fig. 4.5, the section composed by M1, M2, M3 and
the box above works as a current comparator, where the two inverters
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(INV1 and INV2) are triggered by a rapid slew event and enable the
programmable current source to inject extra current on the output node
through the switch M4. This approach leverages digital section enabling
the trimming of both the boost threshold (4 diUerent steps) and the boost
current entity (3x-5x). The correct operation of slew rate enhancement
circuitry has been veriVed by means of electrical simulations over PVT
corners. A simulation result in typical conditions that shows the eUect
of boost circuitry is reported in Fig. 4.3.
4.1.2 Short circuit detection circuitry
In the automotive Veld, as previously explained robustness related re-
quirements play a pivotal role. One of the main stress situations circuits
are exposed to (in addition to temperature range and mechanical vibra-
tions) is the variation of the supply voltage provided by car’s alternator.
As already pointed out in the previous chapter the battery voltage in a
car changes from about 5 V or less (4.5 V) during cranking up to 40V
when the battery is temporarily disconnected (load dump) or when one
inductive load is disconnected. Then it is mandatory to implement some
intelligent diagnostic circuitry to avoid malfunctions or the damaging
of the devices when a short circuit event (towards battery or ground)
occurs. In this Wexible driver, targeted for an automotive application,
short circuits protection features have been employed on the output
stage. The principle of work of diagnostics is diUerent respect to other
solutions based on overcurrent detection related to smart power ("intelli-
gent switches") mainly realized in BCD technologies. In those solutions
very often the trend is to detect a short circuit sensing the current on the
load through a shunt resistor and comparing it with a reference value.
In our Wexible driver we make use of simple hysteretic comparators.
The comparators are connected as sketched in Fig. 4.6. The principle of
work is the following: if we take the upper comparator as reference we
see that its input pins are connected to the inputs of the Wexible driver:
the aim is to monitor deviations from the virtual short-circuit conditions
of the opamp. These deviations show up when there’s s short on the
output node (OPA_OUTPUT_HV) that forces OPA_FEEDBACK signal (which
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Abstract—A two stage op-amp with an effective technique to
enhance slew-rate and gain is presented. The enhancement is
provided by an auxiliary monitor circuit which is activated in
slewing conditions, but can contribute to the gain in normal
conditions. The amplifier, simulated in a 0.18 µm technology,
achieves 74 dB DC gain, 160 MHz bandwidth and 26.8 V/µs
slew-rate for a load capacitance of 1.75 pF with 362 µW power
consumption, considering a supply voltage of 1.8 V.
I. INTRODUCTION
The continuous market expansion for portable systems, such
as wireless communication devices, consumer electronics, etc.,
requires more and more circuits operating in low power mode
and with low supply voltages. When designing an op-amp,
there is an intrinsic performance trade-off between gain and
bandwidth. An high gain is usually achived by cascoding
or by using multistage architectures operating at low bias
current. The main drawback of the cascoding approach is the
reduction in the output signal swing. In addition, the output
swing performance is further limited when using low supply
voltages with modern technologies. However, with multistage
amplifiers, the output signal swing can be increased, but, for
stability reasons, the number of stages is limited at two, [1].
For some applications, the op-amp drives large capacitive
loads, thus requiring large currents in the output stage. In
order to improve the power effectiveness, published circuit
techniques dynamically increase the slew-rate, thus keeping
low the quiescent current without using class AB solutions,
[2-4].
This paper uses an auxiliary stage to enhance the slew-
rate similarly to other published schemes (Section II), but
it obtains higher effectiveness and also boosts the gain and
the bandwidth of the op-amp. Section III describes the design
of the slew-rate monitor circuit; Sections IV and V discuss
how the auxiliary monitor circuit can be used to improve
the main op-amp gain and slew-rate. The circuit has been
designed at the transistor level with a 0.18 µm technology and
simulation results (Section VI) demonstrate the effectiveness
of the approach.
II. CONVENTIONAL SOLUTIONS
Very few slew-rate enhancement techniques in single or
two-stage amplifiers have been addressed in the open literature
and all the presented methods are based on the diagram of
Fig. 1. Basically, there is an additional auxiliary block, driven
by the input signal, which monitors the slewing conditions of
the op-amp and boosts the slewing performance.
Reference [5] is for a single-ended scheme which uses an
extra differential pair. The latter generates two differential
output currents that are zero in normal operation. In slewing,
one of the currents is directly injected into the output node. For
slewing in the opposite direction, the complementary current
boosts the driving voltage of the current source, thus resulting
in an asymmetrical improvement of the slewing.
The solution proposed in [6] is for a complex architecture
that uses a telescopic cascode in the first stage. The structure
aims at obtaining a very high gain, but it is not suitable for
low voltage applications. Also, the proposed slew-rate boost is
effective in only one direction, which limits its use to special
situations.
The main op-amp of the reference [7] is a folded-cascode
with extra current pumped into the load capacitance during
slewing conditions. For low voltage applications, the folded-
cascode scheme becomes problematic because of the limited
output swing. Therefore, the solution is only suitable for
moderate output dynamic range requirements.
III. SLEW-RATE IN TWO STAGE OP-AMPS
Two stage amplifiers fulfill moderate gain and high out-
put swing requirements, but the most challenging issues are
imposed by the power consumption and by the slew-rate
performance limited by the compensation capacitor. One of
the possible solutions is to increase the quiescent current of
the amplifier, but this leads to a power consumtion penalty.
Auxiliary Circuit for
Slew Rate Enhancement
MAIN OP-AMP
VIN+
VIN-
VOUT-
VOUT+
Boosng
Fig. 1. General block diagram of an op-amp wih slew-rate enhancement.
978-1-4244-3828-0/09/$25.00 ©2009 IEEE 2485
Figure 4.4: General block diagram of an op-amp with slew-rate enhance-
ment [94].
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boost entity
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EXTERNAL SUPPLY
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from OPA M1
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Figure 4.5: Schematic of the auxiliary circuit for slew-rate enhancement. In this
case we refer to the application using a NMOS external output stage
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Figure 4.6: Block schematic of short circuit detection diagnostic circuitry.
is in 1 : 3 ratio with OUTPUT_HV) to change quickly while the other input
pin is stable (it comes from the D/A converter). Since the comparators
are designed with a systematic oUset (e.g. 30mV) is it possible to moni-
tor precisely the triggering threshold. The two comparators are used in
a complementary fashion: their input pin connections are swapped so
they are able to sense both shorts to battery (OPA_SHORT_HIGH signal)
and shorts to ground (OPA_SHORT_LOW). Signals generated by compara-
tors are then routed to the digital section where an Error Detection Unit
(EDU) and the embedded microcontroller are programmed to take appro-
priate countermeasures (the driver is turned oU for safety reasons and a
short detection Wag is raised). To improve Wexibility and enable digital
End of Line (EoL) calibration the sensitivity threshold of the compara-
tors can be trimmed. Using two programming bits the user can decide
between four values of systematic oUset of comparator: 15mV, 30mV,
45mV, 60mV. Another comparator (not shown in Fig. 4.6) enables the
detection of an output level of about 1/3 of full scale.
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4.2 Fabrication and experimental results
The asic is fabricated in a CMOS 0.18 µm automotive qualiVed process
with embedded FLASH memory. In the asic are present a couple of
the aforementioned Wexible drivers. Together their layout measures
about 1500 µm × 500 µm (≈ 0.75mm2) and it has been realized using
extensively the most known techniques to minimize devices’ mismatch:
dummy structures for transistors and resistors as well as common cen-
troid approach for most sensitive structures (i.e. input diUerential pairs).
Figures 4.9 and 4.10 show a snapshot of the layout of entire asic, where
digital part, analog part and Wexible drivers are highlighted.
The approach used during the design phase rather having a double
output stage capable to drive both P and N loads lead to a signiVcant
area optimization. If this approach were not used but we’d have used
two diUerent complete ampliVers to drive P and N loads the outcome
would have been an extra silicon area occupation of about 25%.
Laboratory measurements have been carried out on a bunch of IC sam-
ples. We veriVed all main functionalities of the Wexible driver including:
possibility to generate sinusoidal wavesat diUerent frequencies; eUec-
tiveness of diagnostic circuitry (short detection to battery or to ground,
see Fig. 4.8); performances of slew boosting block (Fig. 4.7).
The current consumption of the IP has been measured: it is 263 µA
for each driver which is in line with the expected cumulative value of
500 µA, as reported in Table 4.1
Table 4.2: Slew-rate evaluation in external NMOS turn-on phase in several con-
Vgurations.
slew-rate (V/µs)
Fig. 4.7(a) 0.04
Fig. 4.7(b) 0.04
Fig. 4.7(c) 0.135
Fig. 4.7(d) 0.245
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(a) No boost (b) Boost threshold max + min cur-
rent→ no boost
(c) Boost other thresholds + min
current→ boost ON
(d) Boost other thresholds + max
current → boost ON but higher
ripple
Figure 4.7: Laboratory evaluation of slew-rate enhancement circuitry
(a) Diagnostic signals (yellow and
magenta) raised by short-circuit
conditions
(b) Diagnostic signal delay is far
less than 100 ns
Figure 4.8: Laboratory evaluation of short-circuit detection unit
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m
Figure 4.9: Layout of the entire asic, highlighting digital and analog section,
including the Wexible drivers.
adriver 2adriver 2
1500µm
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0
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m
Figure 4.10: Close-up view of layout of Wexible drivers
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EXcient Test Environment
The traditional approach for mixed-signal systems is partitioning the
design at the beginning of its development cycle: digital and analog
portions are then designed and veriVed separately. The digital design
Wow is typically top-down, thus allowing a continuous veriVcation of
the matching between speciVcation and simulation results. Instead
the analog Wow is more frequently bottom-up and this makes hard to
feedback information from the bottom level simulations to the design
top level, being almost impossible SPICE simulations of the whole sys-
tem (due to the excessive simulation time, convergence troubles and
computational eUort). This kind of mixed-signal separated Wow can
easily lead to a Vnal assembly which is not suXciently tested (such
strategy cannot provide the designer with much conVdence that digital
and analog portions will interface correctly) and thus it’s extremely
diXcult to debug. A full covering test strategy is not allowed also for
another reason: many tests are not possible at HDL level, because of the
lack of interactivity during simulation process. In fact, if we consider for
example a generic calibration sequence, the procedure must assign pa-
rameter values depending on DUT state, by changing actions to perform,
relating to eUects of the previous acted. In this chapter we propose a
complete environment to test together analog and digital parts by using
a semi-automatic VHDL-AMS Wow adding the use of Python scripts to
drive the simulation, interacting with both Verilog top-level model or
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real chip, creating a dynamic co-operation for real-time data processing
with high re-usability for a fast conditional complete test Wow.
In the last years electronic market trend has pushed towards the devel-
opment of products with lower cost and smaller size. This, combined
with the decreasing "economic life time" of electronic products (a short
time-to-market has became crucial for the success of a new product) has
resulted in the need to put entire systems, having both analog and digi-
tal functions, on a single chip [96]. Applications for these mixed-signal
circuits are numerous, covering an immense segment of the electronics
market. Computers and peripherals incorporate mixed-signal chips into
multimedia, audio and video, and networking functions. Additional
uses include wireless communication devices, cellular phones, pagers,
and GPS receivers. High-demand consumer applications include set-top
boxes, DVD players, video game consoles, high-deVnition TVs and also
automotive applications. For example for the SoC for automotive appli-
cation we typically have a sensor producing an analog output, an analog
section for signal conditioning and a digital one for signal elaboration.
All of this illustrates the pressure on designers to achieve Vrst-pass
silicon and the need for improved design veriVcation methodologies.
Moreover, fast perfect matching test strategies for both system HDL
model and real ASIC, could guarantee a reduced risk of failure, could
reduce costs of re-design and ASIC bring-up time into the lab, avoid-
ing the re-creation of a speciVc environment for the real chip even for
some tests only. In section 5.1, we’ll analyze mixed-signal veriVcation
strategies, in section 5.2 we’ll describe our semi-automatic VHDL-AMS
simulation Wow, while in section 5.3 we’ll introduce our Python-based
test environment, including its evolved version. Finally conclusions are
exposed.
5.1 Mixed-signal veriVcation
We have to consider that any fault due to a wrong interaction between
the analog and the digital section, or just inside the analog section can
result in very expensive production delays [97–99]. For these reasons
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it is mandatory to have a whole system simulation immediately before
tape-out, able to verify common top-assembly bugs not covered by
the traditional Wow (e.g. wrong/missed connections, swapped buses,
references exchanged, wrong levels and connections between analog and
digital part), and the adoption of a Mixed Signal Hardware Description
Language (MSHDL) [100, 101], such as VHDL-AMS [102–105] or Verilog-
AMS [106], becomes therefore crucial since it allows the designers to
simulate the whole system (analog and digital section with the same
simulation tool) during its own development. Some works can be found
in literature attempting to formalize a methodology to verify mixed
signal circuits using a MSHDL [107, 108] however not suitable to verify
very complex mixed signal SoC. In fact modeling (for system veriVcation)
of mixed signal SoC involving several hundreds of macro-blocks features
three main challenges:
• the requirement of modelling the macro-blocks with the minimum
set of details for fast top level functional simulation;
• the coherency of pinout and connectivity between the model and
the real system;
• the need to perform these steps in a easy, quick and safe way.
In order to meet these requirements, a semi-automatic veriVcation Wow
has been developed: it bases on the behavioral VHDL-AMS modeling of
the whole analog section of a generic mixed-signal IC.
5.2 VHDL-AMS simulation Wow
5.2.1 System veriVcation Wow
The proposed system veriVcation methodology is depicted in Fig. 5.1.
Starting from full-custom schematics, VHDL-AMS models template can
be automatically extracted by means of a set of scripts, guaranteeing the
coherency between model and schematic pin-out. A behavioral model
for the whole analog system can then be obtained with a Wow that reads
the Cadence® top schematic and changes it into a verilog hierarchical
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netlist containing all the VHDL-AMS models. This model is used for
top level system veriVcations, together with synthesizable VHDL c de
(regarding the chip’s digital section), verilog PAD models and VHDL-
AMS model of sensor. The behavioral model of an analog macro-block
is an abstract, simulable representation that exhibits the characteristics
of most interest to the designer while suppressing physical detail irrel -
ant for top level behavioral simulation [109]. Anyway, if on one side
suppressing details speeds up simulations, on the other the VHDL-AMS
m del accuracy must still be suitable for system level simulation and
for detecting common top level connection bugs. Therefore, to reduce
the analog complexity and the required designer’s eUort to customize
the model, we have decided to use a model template that is common
for all the analog cells, yet suitable to be tailored to match the system
requirement. The model used, is a circuit’s equivalent of the orig nal
transistor-level block, in which the designer can modify properly the
value of internal parameters and functions.
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5.2.2 VHDL-AMS modeling
The high system complexity and the requirement of reliability, in terms
of coherency between VHDL-AMS model and relative schematic pin-
out, have pushed towards an automatic model generation Wow. In
order to satisfy this need for consistency, we have decided to use the
Cadence® Virtuoso command "create cellview from cellview" [110] to
obtain, starting from the original schematic, a text Vle containing the
pins’ names. This command is executed by a CSH script that needs
as input just the name of the analog cell to be modeled. The text
Vle generated by the tool is then post-processed with a C++ program
(create_model_engine in Fig. 5.1) that transforms it into a VHDL-AMS
template ready to be compiled and simulated, plus a Verilog wrapper
that simply instantiates the model, restoring pinout names case as it is
on the schematic (to overcome the fact that VHDL is intrinsically case
insensitive, while the Verilog is case sensitive). The C++ program runs
in a interactive way asking to the user if the pin of the analog cell is
analog or digital (if the pin is analog it is declared inside the VHDL-AMS
model as a electrical terminal, while if the pin is digital, it is declared
as a std_logic input or output pin, depending on user’s choice). At the
end of this pins’ type selection phase, the user can select the ground
terminal (if it exists) to which every other analog terminal is referred.
To be able to use VHDL-AMS models, either for analog or digital or
mixed-signal simulations, and to prevent sources duplication issues (the
environment used for design and simulation of analog cells is normally
diUerent from the digital one), a CSH script has been realized that copies
the VHDL- AMS model and the Verilog wrapper both in the analog and
in the digital database, and creates the right links between these Vles, in
order to have only one version of each source Vle.
5.2.3 Automatic netlist extraction
Once all the VHDL-AMS model are available and checked, the top level
simulation can be performed: this kind of veriVcation is eUective only
under condition that interconnections between the blocks in the Verilog
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netlist are the same as those of the original analog schematic. In order
to keep unaltered this amount of connections, a CSH script called cre-
ate_nets.csh (see also Fig. 5.1), has been developed. It sweeps recursively
the entire analog hierarchy, and by means of the Cadence® "AMSdirect"
engine [111] extracts a Verilog netlist coherent with the analog database
structure. Referring to the example picture shown in Fig. 5.2(a), this
script runs through the hierarchy and stops when a tree leaf is correctly
detected (when a cell node database features schematic, wrapper and
VHDL-AMS model), issuing an info message stating that the functional
view has been reached for that cell. Otherwise a warning message
is issued, in case of a node with a functional view but without the
corresponding schematic, while if any leaf lacks the model or the wrap-
per an error message is signaled. In this way potentially dangerous
situations are immediately pointed out, easing debug phase and thus
global simulation time. All the instantiated nets, models and wrappers
can be automatically compiled by the AMS simulation tool, as the cre-
ate_nets.csh script generates several log Vles that are directly sourced
by the AMS compiler:
• The Verilog netlists of all hierarchical levels, up to those contain-
ing only VHDL-AMS blocks.
• A Vle containing the list of all extracted nets.
• A Vle containing the list of all the VHDL-AMS models to be
compiled.
• A Vle containing the list of all the Verilog wrappers to be compiled.
After the netlist extraction, a top-level Verilog Vle will be created and
it will be possible to simulate the whole system by using the same test
benches and the same scripts as for the digital part only[112].
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Referring to the example picture shown in Fig. 3, this script 
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correctly detected (when a cell node database features 
schematic, wrapper and VHDL-AMS model), issuing an info 
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Figure 5.2: Netlist extraction Wow and Python scripts
5.3 Env ronment u grades
5.3.1 Python script and text Vle
After the creation of the model for analog part, we optimized our test
environment by introducing Python scripts to give the user the opportu-
nity to create simulations in an easier and faster way. This environment
is based on 4 main elements:
1. PYTHON TEST: script made of mnemonic names with all the
sequential operations to be done;
2. LOW-LEVEL INSTRUCTION FILE: An automatically generated
text Vle containing the command sequence to be executed as a list
of low-level instructions;
3. HANDLER: instance for command text interpretation managing,
using a dedicated package call;
4. DUT: Verilog model driven and sensed by the handler;
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By using an Excel list of all the mnemonic names of the modiVable
parameters contained into the project, they are translated into the
right physical memory location. A Python dedicated class, substitute
mnemonic names into user simulation script and translates all the as-
signment into one or more write operations at the right addresses. For
example:
gain_1 = 157
"gain_1" is the name for the parameter "closed_loop_gain_x" that is
an 8 bit register. The system automatically performs 2 write operations,
writing "19" at register 12 and "160" at register 15. In this way, the user
can easily create simulation Vles, without knowing how parameters are
physically mapped into device memory resources. The class is build to
keep information of the entire memory resource state to avoid accidental
overwriting due to the fact that a location contains parts of diUerent
parameters. This approach makes the test phase creation faster, keeps
an high level of abstraction, could be adapted to any device by changing
the mnemonic names list and, by adapting the communication Python
class, could guarantee the re-usability of the scripts also to test the real
chip. Instead of text Vle creation, operations can be directly send to the
real device by a dedicated driver. We have some weak points too, such
as the text Vle bridging that in VHDL language involves slow routines
and we don’t have interactivity, because we base on a list of sequential
statement that have to be created before the simulation run.
5.3.2 Full Python environment
Considering the previous analysis, we tried to create a better envi-
ronment. In this way we can avoid the introduction of the text Vle,
decreasing simulation time and making our test completely interactive.
This passage has been made possible by the introduction of ScriptSim,
a free PLI bridge to simultaneously run a Python script that directly
manages Verilog model’s signals [113]. Running as separated processes,
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the full capability of both languages can be used. ScripitSim must be in-
stantiated as a normal Verilog function having as arguments the python
script path and all the signals needed, e.g.:
\$scriptsim("./dir_path/my_prog.py",signal1,signal2,signal3 ...);
With this simple statement, all the passed signals could be recalled,
forced and read into Python script. This is the only line to add to Verilog
model code (it creates a simulator object). For everything concerning
compilation and elaboration scripts, the only change to provide is the
start of ScriptSim server and elaboration of the pli.so library. Into the
script responsible of top elaboration, it must be added the following
lines (example for Cadence NCSim tool):
/install_path/ss_server
ncelab tbench_lib.tbench_name:module -logfile
./your_log_file.log -snapshot snapshot_name
your_ncelab_options - loadpli1
/install_path/scriptsim/bin/ss_pli.so:cver_bootstrap -pliverbose
No other change is needed. ScriptSim consists of two main objects
(called modules):
• Simulator - basic object for all interaction with the simulation.
It is returned by the scriptsim.Simulator() function. There is only
one simulator object and repeated calls to scriptsim.Simulator()
always return the same object. The simulator object is immutable.
Invoked into Verilog code:
\$scriptsim("ss_python.py", dtest, csn, miso_addr,
mosi_sda, scl, scl_int);
Referenced into Python class:
self.sim = scriptsim.Simulator()
Note that signals are the arguments of the object:
dtest, csn, miso_addr, mosi_sda, scl, scl_int =
self.sim.argv[1:]
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• Display - you get the display object with the python command
scriptsim.Display(). This display is the Tk display of the display
server. The display server is a python process which creates a
display usable by all python agents. One python agent is created
for every $vepthon() command in the Verilog code, but only one
display server is present. If no programs use the display object,
no Tk windows are created. Referenced into Python class:
sys.stdout = scriptsim.Display().console
There are two others (side) objects:
• VVO - refers to any object in the Verilog simulation which has a
value. The arguments of the Verilog $scriptsim() function call are
VVOs, but you can create additional VVOs for any Verilog valued
object anywhere in the Verilog design. Assignment: variable =
sim.vvo("signal_name")
• Sim_time - it holds a value representing simulator time. Inter-
nally it is stored as a 64 bit unsigned number in units matching the
simulator time_precision. It is created by the simulator method
time(). When it is created, it can be initialized to any desired value,
or by default it is initialized to the current simulation time.
Assignment:
t1 = sim.time(’1us’) \# t1 = 1us
Used in a check as a condition:
t2 = sim.time(’10ms’)
if (sim.time() < t2):
break
Each one of these objects has some attributes that can be read or modi-
Ved. To know something more, please refer to ScriptSim documentation
[19]. There are only two ways to involve time into user Python script:
• Sim_time: as seen before, it is absolute and indicates the time
that passes by into simulation.
• Event on one or more of the passed signals: more VHDL-like,
synchronizing to a sort of clock as minimum time division. The
handler has been replaced with two ScriptSim functions call: a
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dynamic link to python script is been speciVed each time during
NCSim call, depending on the simulation has to be performed.
One script acts on supply voltages and the other on SPI interface.
Complete SPI functions setup for operations on DUT have been written:
they are deVned into a dedicated class where the SimScript object is
called (they are based on single write, single read and multiple read
low-level functions that can be found into scriptsim_basic_func.py Vle).
Inheriting previous environment SPI class, a complete interface for
mnemonic/physical parameters conversion is provided. These functions
the user can invoke into his test script Python code are:
1. Wait(num) : wait an arbitrary number of events of a speciVed
signal change.
2. Write() : write all the modiVed registers of the whole memory.
3. ReadByte(add) : read a single byte at a speciVed address.
4. ReadTP(name) : read the speciVed (by mnemonic name) 16 bits
output of test bus, called "test point".
5. readFromDevice() : complete memory download.
With those function we can perform all the basic SPI functions, having
a complete control of the DUT.
5.4 Test case: 3D consumer gyro x axis gain
calibration
We tested our environment, developing some tests for a 3D gyroscope
consumer ASIC, in collaboration with SensorDynamics AG. This project
stores some blocks key parameters into an on-board RAM memory
256x8. Due to the large amount of diUerent lenghts, most of them are
not word-aligned, as explained before. A programmable insertion test
bus, stores the requested 16 bit value into two 8 bit registers, called
test_points (one for each of the possible 5 channels – 3 axis plus driving
and sensing signals). Here will follow a brief extract of a simple example
of calibration of a parameter.
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imss04.g1_X_gain=100
let=0
x_vals=[]
good=0
for l in range(0,100):
imss04.sim.resume_and_wait_for_event()
for j in range (0,20) :
imss04.Wait(100)
let = imss04.ReadTP(’XOUT_LF’)
if (let > 32767) :
let = let-65536
x_vals.append(abs(let))
if (max(x_vals) > (2**14)):
good=1
break
else:
x_vals=[]
imss04.g1_gain+=1
imss04.write()
if good==1:
print("\n")
print("Gain for X has been trimmed! Gain value is")
print("\t")
print(str(imss04.g1_gain))
print("\n")
else:
print("\n")
print("No trimming possible!")
print("\n")
print("END OF OPERATIONS!")
imss04.sim.close()
This script simply reads the 16 bit value of x axe test point in 2’s com-
plement notation for 20 times every 100 ns and stores all the values
in a vector. If the maximum element absolute value is lower than 214,
it increment the gain parameter value and performs this operations
another time. When the value is higher than 214, it stops and print the
value of the gain.
In this chapter we described a complete environment for mixed-signal
ASIC testing. From the simulations of the whole system by introducing
a semi-automatic VHDL-AMS models design Wow, with fault-free netlist
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automatic extraction, we developed a test strategy to use Python scripts
for fast simulation bring-up, fully re-usable for both HDL level and real
chip simulations. This environment allows the user to fast develop test
scripts, to perform fully-interactive simulations in a more powerful,
easy-to-use, Python environment with real- time processing features,
completely re-usable for lab tests on real chip. We developed a high-
level of versatility because this environment can be adapted to every
device by modifying only an Excel document on mnemonic names.
The needed Python Vles are automatically generated. We tested our
environment with a 3D gyroscope ASIC for consumer applications,
providing a complete self-checking policy that is immediate by using
python scripts and can be performed even by introducing as the standard
approach, a Simulink bit-true model. We detected a strong reliability
and an high level of versatility to perform a fast developing simulation
environment for all the veriVcation levels of a complex mixed-signal
chip.
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In this research activity a deep analysis of automotive electronic market
has been initially carried out with the aim of highlighting the ever
increasing importance of mixed-signal architectures and micro-electro-
mechanical-system based sensors.
Complex mixed-signal circuits need an ever increasing eUort in the
development fase especially if circuit design is based only on heavy
computing transistor level simulations. Following the latest trends
in the Veld, a high-level model of resistive string D/A converters has
been developed, allowing quick design space exploration and a short
design cycle time. As test case for our model a 10bit D/A converter in
STMicroelectronics 0.18 µm BCD technology has been designed. The
converter plays a pivotal role in a laser based video projection systems
which is expected to Vnd a wide utilization for the realization of new
generation automotive head up displays thanks to the recent advance of
MOEMS and compact laser sources.
Every integrated circuit needs accurate internal voltage references to
work properly. In this thesis the design, simulations and test results
of two bandgap voltage references featuring diUerent solution for pre-
regulation of both supply voltage and bias currents are presented. The
proposed solutions have been designed keeping in mind the automotive
requirements and consequently they feature wide supply and tempera-
ture operative ranges. The circuits have been designed and fabricated in
TSMC 0.25 µm BCD technology.
Flexibility is a word that describes and Vts well nowadays approach to
analog-mixed signal integration. Smarter devices are based on SoCs
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including both microcontrollers, nonvolatile memory and analog front-
end (acquisition chain, converters and actuation). Maybe for automotive
market it is true more than for other markets. We presented a Wexible
analog driver made by a DAC and a AB class opamp that features
integrated diagnostic circuitry and slew rate enhancement together
with a superior level of programmability all driven by a microcontroller.
The driver has been designed and fabricated in TSMC 0.18 µm CMOS
technology.
To complete the analysis of main aspects of automotive design, test and
veriVcation of mixed-signal systems has been faced too. We propose a
complete environment to test together analog and digital parts using a
semi-automatic VHDL-AMS Wow adding the use of Python scripts to
drive the simulations, for a fast conditional complete test Wow.
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List of acronyms
GM General Motors
ECU Electronic Control Unit
CAGR Compounded Annual Growth Rate
CARS Competitive Automotive Regulatory System
NOx Nitrogen Oxides
BMS Battery Management Systems
ISG Integrated Starter Generator
ESP Electronic Stability Program
MEMS Micro-Electro-Mechanical-Systems
IMU Inertial Measurement Unit
IHVS Intelligent Highway Vehicle System
SAS Steering Angle Sensor
AMR Anisotropic Magneto Resistance
GMR Giant Magneto Resistance
AFS Advanced Front Lighting
LDW Lane Departure Warning
4WS Four Wheel Steering
EPB Electronic Parking Brake
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List of acronyms
TPMS Tire Pressure Monitoring System
CIS Car Infotainment Systems
HEV Hybrid-Electric Vehicles
ACC Adaptive Cruise Control
FCW Forward Collision Warning
V2V Vehicle-to-Vehicle
V2I Vehicle-to-Infrastructure
BCD Bipolar-CMOS-DMOS
MOEMS Micro-Opto-Electro-Mechanical-Systems
CMOS Complementary Metal-Oxide-Semiconductor
CVD Chemical Vapour Deposition
PON Passive Optics Networks
FTTH Fiber To The Home
SCS Single Crystal Silicon
SOI Silicon on Insulator
DMD Digital Micromirror Device
DLP Digital Light Processing
CCD Charged Coupled Device
HUD Head Up Displays
SRAM Static Random Acces Memory
PWM Pulse Width Modulation
DWDM Dense Wavelength Division Multiplexing
RIE Reactive Ion Etching
DIS Driver Information Systems
CAN Controller Area Network
LIN Local Interconnect Network
MOST Media Oriented Systems Transport
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List of acronyms
INL Integral non-linearity
DNL DiUerential non-linearity
pdf probability density function
VGA Video Graphics Array
VCA Vertical Comb Drive actuators
LSB Least SigniVcant Bit
MSB Most SigniVcant Bit
HV High Voltage
BGR Bandgap Voltage References
EGR Exhaust Gas Recirculation
CTAT Complementary-to-Absolute Temperature
BJT Bipolar Junction Transistor
VLSI Very Large Scale Integration
PTAT Proportional To Absolute Temperature
SoC System on Chip
ASIC Application SpeciVc Integrated Circuit
QFN Quad Flat No-leads
LR Line Regulation
EoL End of Line
EDU Error Detection Unit
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